Re: [libre-riscv-dev] daily kan-ban update 29jul2020

[Tobias Platen <libre-soc@platen-software.de>]

today:

modified LDSTSplitter to conform to PortInterface

On Wed, 29 Jul 2020 17:15:58 +0100
Luke Kenneth Casson Leighton <lkcl@lkcl.net> wrote:


> task list:
> 
> *
> https://bugs.libre-soc.org/showdependencytree.cgi?maxdepth=1&id=383&hide_resolved=1
> 
> yesterday:
> 
> * added unit test for XICS, started debate on lsdev and openpower hdlcores
> * sorted silliness in shiftrot proof so Sam can run it
> 
> today:
> 
> * reviewed div test mods (looks great, jacob)
> * received notification on MoU approval, sent out RFP template for
> whitequark
> * more review of XICS, possible bug found in microwatt xics.vhdl
> * sorted out names for CompUnits to make Jean-Paul's life easier
> * got word from Florian investigating Litex, sent him an updated verilog
> core.
> 
> later:
> 
> * more on XICS unit tests
> * GPU Sync meeting with OpenPOWER Foundation and microwatt developers,
> which is one hour later than 2 weeks ago.
> 
> l.
> 
> 
> 
> -- 
> ---
> crowd-funded eco-conscious hardware: https://www.crowdsupply.com/eoma68
> _______________________________________________
> libre-riscv-dev mailing list
> libre-riscv-dev@lists.libre-riscv.org
> http://lists.libre-riscv.org/mailman/listinfo/libre-riscv-dev


-- 
Tobias Platen <libre-soc[at]platen-software[dot]de>

_______________________________________________
libre-riscv-dev mailing list
libre-riscv-dev@lists.libre-riscv.org
http://lists.libre-riscv.org/mailman/listinfo/libre-riscv-dev