On Tue, 2020-03-24 at 13:00 +0000, Immanuel, Yehowshua U wrote:
> > You can see details here:
> > https://www-soc.lip6.fr/trac/tsar
> 
> Thanks, I see that it scales up to 1024 - that's fantastic.

  Yes. Even above that. We did use free tools for the HDL,
  but unusual ones. So maybe you should concentrate on the
  theoretical mechanisms and avoid banging your head on the
  tools themselves. The prototype, If I remember correctly
  is made in 28nm with on MIPS32 processors.
    The chip was implemented with Cadence however. But the
  HDL models are free.
    We have run NetBSD and Linux on it.

-- 

      .-.     J e a n - P a u l   C h a p u t  /  Administrateur Systeme
      /v\     Jean-Paul.Chaput@lip6.fr
    /(___)\   work: (33) 01.44.27.53.99              
     ^^ ^^    cell:      06.66.25.35.55   home: 09.65.29.83.38

    U P M C   Universite Pierre & Marie Curie
    L I P 6   Laboratoire d'Informatique de Paris VI
    S o C     System On Chip