* [libre-riscv-dev] Which ECP5 FPGA
@ 2020-07-19 19:30 Yehowshua
2020-07-19 19:42 ` Jacob Lifshay
2020-07-19 20:03 ` Luke Kenneth Casson Leighton
0 siblings, 2 replies; 6+ messages in thread
From: Yehowshua @ 2020-07-19 19:30 UTC (permalink / raw)
To: Libre-RISCV General Development
I may have missed this, but which ECP5 FPGA are we targeting specifically?
A few good options:
Versa 5G - pretty expensive but has all the peripherals but HDM
ULX3S - backordered
Orange Crab - affordable, no peripherals beyond USB.
Yehowshua
_______________________________________________
libre-riscv-dev mailing list
libre-riscv-dev@lists.libre-riscv.org
http://lists.libre-riscv.org/mailman/listinfo/libre-riscv-dev
^ permalink raw reply [flat|nested] 6+ messages in thread
* Re: [libre-riscv-dev] Which ECP5 FPGA
2020-07-19 19:30 [libre-riscv-dev] Which ECP5 FPGA Yehowshua
@ 2020-07-19 19:42 ` Jacob Lifshay
2020-07-19 19:44 ` Yehowshua
2020-07-19 20:03 ` Luke Kenneth Casson Leighton
1 sibling, 1 reply; 6+ messages in thread
From: Jacob Lifshay @ 2020-07-19 19:42 UTC (permalink / raw)
To: Libre-RISCV General Development
On Sun, Jul 19, 2020, 12:31 Yehowshua <yimmanuel3@gatech.edu> wrote:
> I may have missed this, but which ECP5 FPGA are we targeting specifically?
>
> A few good options:
> Versa 5G - pretty expensive but has all the peripherals but HDM
> ULX3S - backordered
> Orange Crab - affordable, no peripherals beyond USB.
>
I haven't checked what they provide, but one critical requirement is that
they have (or we add) enough ram to run Linux -- it's theoretically
possible to run in a few MB but >128MB is a good idea (>1GB preferred)
since then that's enough we might be able to run some simple JIT
compilation tasks as needed for the Vulkan driver.
Jacob
_______________________________________________
libre-riscv-dev mailing list
libre-riscv-dev@lists.libre-riscv.org
http://lists.libre-riscv.org/mailman/listinfo/libre-riscv-dev
^ permalink raw reply [flat|nested] 6+ messages in thread
* Re: [libre-riscv-dev] Which ECP5 FPGA
2020-07-19 19:42 ` Jacob Lifshay
@ 2020-07-19 19:44 ` Yehowshua
0 siblings, 0 replies; 6+ messages in thread
From: Yehowshua @ 2020-07-19 19:44 UTC (permalink / raw)
To: Libre-RISCV General Development
> I haven't checked what they provide, but one critical requirement is that
> they have (or we add) enough ram to run Linux -- it's theoretically
> possible to run in a few MB but >128MB is a good idea (>1GB preferred)
> since then that's enough we might be able to run some simple JIT
> compilation tasks as needed for the Vulkan driver.
They each have 128Mb.
Yehowshua
_______________________________________________
libre-riscv-dev mailing list
libre-riscv-dev@lists.libre-riscv.org
http://lists.libre-riscv.org/mailman/listinfo/libre-riscv-dev
^ permalink raw reply [flat|nested] 6+ messages in thread
* Re: [libre-riscv-dev] Which ECP5 FPGA
2020-07-19 19:30 [libre-riscv-dev] Which ECP5 FPGA Yehowshua
2020-07-19 19:42 ` Jacob Lifshay
@ 2020-07-19 20:03 ` Luke Kenneth Casson Leighton
2020-07-19 20:05 ` Yehowshua
1 sibling, 1 reply; 6+ messages in thread
From: Luke Kenneth Casson Leighton @ 2020-07-19 20:03 UTC (permalink / raw)
To: Libre-RISCV General Development
On Sunday, July 19, 2020, Yehowshua <yimmanuel3@gatech.edu> wrote:
> I may have missed this, but which ECP5 FPGA are we targeting specifically?
>
> A few good options:
> Versa 5G - pretty expensive but has all the peripherals but HDM
versa ecp5
mouser part number:
842-LE5UM45FVERSAEVN
<http://www.mouser.com/ProductDetail/lattice/lfe5um-45f-versa-evn/?qs=J7VcZjJ3Z9cK61xZC6pcWg%3d%3d&countrycode=GB¤cycode=GBP>
LFE5UM-45F-VERSA-EVN
ECP5 Versa
if you recall i got it a few weeks ago when you mentioned that you had
access to one.
l.
_______________________________________________
libre-riscv-dev mailing list
libre-riscv-dev@lists.libre-riscv.org
http://lists.libre-riscv.org/mailman/listinfo/libre-riscv-dev
^ permalink raw reply [flat|nested] 6+ messages in thread
* Re: [libre-riscv-dev] Which ECP5 FPGA
2020-07-19 20:03 ` Luke Kenneth Casson Leighton
@ 2020-07-19 20:05 ` Yehowshua
2020-07-19 20:17 ` Luke Kenneth Casson Leighton
0 siblings, 1 reply; 6+ messages in thread
From: Yehowshua @ 2020-07-19 20:05 UTC (permalink / raw)
To: Libre-RISCV General Development
> if you recall i got it a few weeks ago when you mentioned that you had
> access to one.
Great. I remember you said you’d get it. Didn’t know if you did haha
Were you able to program it?
Yehowshua
_______________________________________________
libre-riscv-dev mailing list
libre-riscv-dev@lists.libre-riscv.org
http://lists.libre-riscv.org/mailman/listinfo/libre-riscv-dev
^ permalink raw reply [flat|nested] 6+ messages in thread
* Re: [libre-riscv-dev] Which ECP5 FPGA
2020-07-19 20:05 ` Yehowshua
@ 2020-07-19 20:17 ` Luke Kenneth Casson Leighton
0 siblings, 0 replies; 6+ messages in thread
From: Luke Kenneth Casson Leighton @ 2020-07-19 20:17 UTC (permalink / raw)
To: Libre-RISCV General Development
On Sun, Jul 19, 2020 at 9:05 PM Yehowshua <yimmanuel3@gatech.edu> wrote:
>
> > if you recall i got it a few weeks ago when you mentioned that you had
> > access to one.
>
> Great. I remember you said you’d get it. Didn’t know if you did haha
> Were you able to program it?
yehyeh, ran the blinky lights example. i had to make some changes,
there's some boards that were confused with ecp5 and ecp5g - if one
openocd config does not work use the other one.
l.
_______________________________________________
libre-riscv-dev mailing list
libre-riscv-dev@lists.libre-riscv.org
http://lists.libre-riscv.org/mailman/listinfo/libre-riscv-dev
^ permalink raw reply [flat|nested] 6+ messages in thread
end of thread, back to index
Thread overview: 6+ messages (download: mbox.gz / follow: Atom feed)
-- links below jump to the message on this page --
2020-07-19 19:30 [libre-riscv-dev] Which ECP5 FPGA Yehowshua
2020-07-19 19:42 ` Jacob Lifshay
2020-07-19 19:44 ` Yehowshua
2020-07-19 20:03 ` Luke Kenneth Casson Leighton
2020-07-19 20:05 ` Yehowshua
2020-07-19 20:17 ` Luke Kenneth Casson Leighton
Libre RISC-V Mailing list Archives (accessible via public-inbox)
Archives are clonable: git clone --mirror https://inbox.libre-soc.org/libre-riscv-dev
Example config snippet for mirrors
AGPL code for this site: git clone https://public-inbox.org/public-inbox.git