Libre RISC-V Mailing list Archives (accessible via public-inbox)
 help / color / Atom feed
* [libre-riscv-dev] Needed Subset of POWER
@ 2020-05-02 22:07 Yehowshua
  2020-05-02 23:34 ` Luke Kenneth Casson Leighton
  0 siblings, 1 reply; 2+ messages in thread
From: Yehowshua @ 2020-05-02 22:07 UTC (permalink / raw)
  To: Libre-RISCV General Development

Hello all,
	I’m reading through the Power ISA manual. What subset of POWER are we doing for the first single core revision?

What is the minimal subset of POWER that we can get away with for an operational Linux kernel?

There are lots and lots of features such as:

```
Decimal Floating-Point Support Operations: Add imme- diate forms of DFP Test Significance instructions.
```

Do we have to implement all these “icing” instructions eventually to be POWER certified?

Yehowshua
_______________________________________________
libre-riscv-dev mailing list
libre-riscv-dev@lists.libre-riscv.org
http://lists.libre-riscv.org/mailman/listinfo/libre-riscv-dev

^ permalink raw reply	[flat|nested] 2+ messages in thread

* Re: [libre-riscv-dev] Needed Subset of POWER
  2020-05-02 22:07 [libre-riscv-dev] Needed Subset of POWER Yehowshua
@ 2020-05-02 23:34 ` Luke Kenneth Casson Leighton
  0 siblings, 0 replies; 2+ messages in thread
From: Luke Kenneth Casson Leighton @ 2020-05-02 23:34 UTC (permalink / raw)
  To: Libre-RISCV General Development

On Saturday, May 2, 2020, Yehowshua <yimmanuel3@gatech.edu> wrote:

> Hello all,
>         I’m reading through the Power ISA manual. What subset of POWER are
> we doing for the first single core revision?


not vector, that's for sure.  it's half the 1200 pages.  we do however need
to come up with an interoperability  solution for not having them.


>
> What is the minimal subset of POWER that we can get away with for an
> operational Linux kernel?


a GPIO subsystem, interrupts, MMU (RADIX), integer, branch, LD/ST,
hypervisor, SPRs, and a little bit more.

FP not needed.  see power-gem5 simulator branch.  am on phone. links in
bugzilla somewhere.  search "gem5".


> There are lots and lots of features such as:
>
> ```
> Decimal Floating-Point Support Operations: Add imme- diate forms of DFP
> Test Significance instructions.


not that.  not transactions, either


> ```
>
> Do we have to implement all these “icing” instructions eventually to be
> POWER certified?


i hear this is still being decided.

i do not speak for the Foundation, my understanding is, it will probably be
*guided* by what microwatt can reasonably implement.

asking IBM is unfortunately not quite... how can i put it.... because they
have incrementally got to such a staggering level of functionality over so
many years i'm not quite certain that they are truly aware how high the bar
has become.

microwatt and chiselwatt development will help them to appreciate that.

l.



-- 
---
crowd-funded eco-conscious hardware: https://www.crowdsupply.com/eoma68
_______________________________________________
libre-riscv-dev mailing list
libre-riscv-dev@lists.libre-riscv.org
http://lists.libre-riscv.org/mailman/listinfo/libre-riscv-dev

^ permalink raw reply	[flat|nested] 2+ messages in thread

end of thread, back to index

Thread overview: 2+ messages (download: mbox.gz / follow: Atom feed)
-- links below jump to the message on this page --
2020-05-02 22:07 [libre-riscv-dev] Needed Subset of POWER Yehowshua
2020-05-02 23:34 ` Luke Kenneth Casson Leighton

Libre RISC-V Mailing list Archives (accessible via public-inbox)

Archives are clonable: git clone --mirror https://inbox.libre-soc.org/libre-riscv-dev

Example config snippet for mirrors


AGPL code for this site: git clone https://public-inbox.org/public-inbox.git