* [libre-riscv-dev] What is Shakti
@ 2020-03-11 20:35 Immanuel, Yehowshua U
2020-03-11 21:15 ` [libre-riscv-dev] processor and soc naming Jacob Lifshay
0 siblings, 1 reply; 7+ messages in thread
From: Immanuel, Yehowshua U @ 2020-03-11 20:35 UTC (permalink / raw)
To: Libre-RISCV General Development
I’ve seen the term shakti passed around a lot now.
I know it refers to a class of open source hardware, but what exactly is shakti in the context of LibreSOC?
Yehowshua
_______________________________________________
libre-riscv-dev mailing list
libre-riscv-dev@lists.libre-riscv.org
http://lists.libre-riscv.org/mailman/listinfo/libre-riscv-dev
^ permalink raw reply [flat|nested] 7+ messages in thread
* [libre-riscv-dev] processor and soc naming
2020-03-11 20:35 [libre-riscv-dev] What is Shakti Immanuel, Yehowshua U
@ 2020-03-11 21:15 ` Jacob Lifshay
2020-03-11 21:21 ` Jacob Lifshay
0 siblings, 1 reply; 7+ messages in thread
From: Jacob Lifshay @ 2020-03-11 21:15 UTC (permalink / raw)
To: Libre-RISCV General Development
On Wed, Mar 11, 2020, 13:37 Immanuel, Yehowshua U <yimmanuel3@gatech.edu>
wrote:
> I’ve seen the term shakti passed around a lot now.
> I know it refers to a class of open source hardware, but what exactly is
> shakti in the context of LibreSOC?
>
From what I understand, Shakti is the common name used for the RISC-V cpu's
that are being designed by the RISE group as part of one of India's
universities: https://shakti.org.in/
Luke originally was working with them and so Libre-SOC is derived/inspired
by the Shakti M Class SOC. Libre-SOC has since evolved into its own
independent thing.
We should probably pick names for our processor core and SoC to
differentiate them from the Shakti M Class and from Libre-SOC as our
organization's name:
I suggest the Libre-SOC 1 for the SoC and Libre-CPU 1 for the processor
core. later iterations will be numbered 2, 3, etc. I registered
libre-cpu.org in case we want to use that.
Jacob
_______________________________________________
libre-riscv-dev mailing list
libre-riscv-dev@lists.libre-riscv.org
http://lists.libre-riscv.org/mailman/listinfo/libre-riscv-dev
^ permalink raw reply [flat|nested] 7+ messages in thread
* Re: [libre-riscv-dev] processor and soc naming
2020-03-11 21:15 ` [libre-riscv-dev] processor and soc naming Jacob Lifshay
@ 2020-03-11 21:21 ` Jacob Lifshay
2020-03-11 22:17 ` Immanuel, Yehowshua U
2020-03-11 22:58 ` Luke Kenneth Casson Leighton
0 siblings, 2 replies; 7+ messages in thread
From: Jacob Lifshay @ 2020-03-11 21:21 UTC (permalink / raw)
To: Libre-RISCV General Development
On Wed, Mar 11, 2020, 14:15 Jacob Lifshay <programmerjake@gmail.com> wrote:
> I suggest the Libre-SOC 1 for the SoC and Libre-CPU 1 for the processor
> core. later iterations will be numbered 2, 3, etc. I registered
> libre-cpu.org in case we want to use that.
>
I also registered libre-gpu.org
>
_______________________________________________
libre-riscv-dev mailing list
libre-riscv-dev@lists.libre-riscv.org
http://lists.libre-riscv.org/mailman/listinfo/libre-riscv-dev
^ permalink raw reply [flat|nested] 7+ messages in thread
* Re: [libre-riscv-dev] processor and soc naming
2020-03-11 21:21 ` Jacob Lifshay
@ 2020-03-11 22:17 ` Immanuel, Yehowshua U
2020-03-11 22:58 ` Luke Kenneth Casson Leighton
1 sibling, 0 replies; 7+ messages in thread
From: Immanuel, Yehowshua U @ 2020-03-11 22:17 UTC (permalink / raw)
To: Libre-RISCV General Development
Good call
_______________________________________________
libre-riscv-dev mailing list
libre-riscv-dev@lists.libre-riscv.org
http://lists.libre-riscv.org/mailman/listinfo/libre-riscv-dev
^ permalink raw reply [flat|nested] 7+ messages in thread
* Re: [libre-riscv-dev] processor and soc naming
2020-03-11 21:21 ` Jacob Lifshay
2020-03-11 22:17 ` Immanuel, Yehowshua U
@ 2020-03-11 22:58 ` Luke Kenneth Casson Leighton
2020-03-11 23:12 ` Jacob Lifshay
1 sibling, 1 reply; 7+ messages in thread
From: Luke Kenneth Casson Leighton @ 2020-03-11 22:58 UTC (permalink / raw)
To: Libre-RISCV General Development
On Wednesday, March 11, 2020, Jacob Lifshay <programmerjake@gmail.com>
wrote:
> On Wed, Mar 11, 2020, 14:15 Jacob Lifshay <programmerjake@gmail.com>
> wrote:
>
> I also registered libre-gpu.org
>
>
aw gawd more domains! :)
we need to decide the mailing lists for libresoc btw.
--
---
crowd-funded eco-conscious hardware: https://www.crowdsupply.com/eoma68
_______________________________________________
libre-riscv-dev mailing list
libre-riscv-dev@lists.libre-riscv.org
http://lists.libre-riscv.org/mailman/listinfo/libre-riscv-dev
^ permalink raw reply [flat|nested] 7+ messages in thread
* Re: [libre-riscv-dev] processor and soc naming
2020-03-11 22:58 ` Luke Kenneth Casson Leighton
@ 2020-03-11 23:12 ` Jacob Lifshay
2020-03-11 23:42 ` Luke Kenneth Casson Leighton
0 siblings, 1 reply; 7+ messages in thread
From: Jacob Lifshay @ 2020-03-11 23:12 UTC (permalink / raw)
To: Libre-RISCV General Development
On Wed, Mar 11, 2020, 15:59 Luke Kenneth Casson Leighton <lkcl@lkcl.net>
wrote:
> On Wednesday, March 11, 2020, Jacob Lifshay <programmerjake@gmail.com>
> wrote:
>
> > On Wed, Mar 11, 2020, 14:15 Jacob Lifshay <programmerjake@gmail.com>
> > wrote:
> >
> > I also registered libre-gpu.org
> >
> >
> aw gawd more domains! :)
>
I was thinking we'd just set them all to redirect to (perhaps specific
pages in) libre-soc.org.
Jacob
_______________________________________________
libre-riscv-dev mailing list
libre-riscv-dev@lists.libre-riscv.org
http://lists.libre-riscv.org/mailman/listinfo/libre-riscv-dev
^ permalink raw reply [flat|nested] 7+ messages in thread
end of thread, back to index
Thread overview: 7+ messages (download: mbox.gz / follow: Atom feed)
-- links below jump to the message on this page --
2020-03-11 20:35 [libre-riscv-dev] What is Shakti Immanuel, Yehowshua U
2020-03-11 21:15 ` [libre-riscv-dev] processor and soc naming Jacob Lifshay
2020-03-11 21:21 ` Jacob Lifshay
2020-03-11 22:17 ` Immanuel, Yehowshua U
2020-03-11 22:58 ` Luke Kenneth Casson Leighton
2020-03-11 23:12 ` Jacob Lifshay
2020-03-11 23:42 ` Luke Kenneth Casson Leighton
Libre RISC-V Mailing list Archives (accessible via public-inbox)
Archives are clonable: git clone --mirror https://inbox.libre-soc.org/libre-riscv-dev
Example config snippet for mirrors
AGPL code for this site: git clone https://public-inbox.org/public-inbox.git