Libre RISC-V Mailing list Archives (accessible via public-inbox)
 help / color / Atom feed
* [libre-riscv-dev] daily kan-ban update 03jun2020
@ 2020-06-03 12:50 Luke Kenneth Casson Leighton
  2020-06-03 13:28 ` Tobias Platen
                   ` (2 more replies)
  0 siblings, 3 replies; 10+ messages in thread
From: Luke Kenneth Casson Leighton @ 2020-06-03 12:50 UTC (permalink / raw)
  To: Libre-RISCV General Development

yesterday:

* fixed MultiCompUnit FSM for case when there are no registers to
write (branch conditional)
* worked with Michael on Branch, deciding where to put the incoming
SPR registers (port1, port2)
* sorted out regspecs, in particular the "fast" regfile (CTR, MSR, CIA, TAR, LR)
* created a special strategic function that encodes the relationship
between regspecs, PowerDecode2, and the Function Units
* reorganised the */test_pipe_caller.py and test_*_compunit.py unit
tests to share common functions for setting up input
* worked with Cole on TRAP pipeline.
* moved RS to pipeline input position 1, in MTSPR and MTMSR.

morning:

* more pipeline / compunit test reorganisation
* dynamic enable/disable carry-in and XER flags (and test it's ok)
* remove pipe_data.py rdflags() and use strategic function
regspec_decode() instead

today:

* continue helping Cole with TRAP pipeline
* slowly work towards linking pipelines to regfiles, now that
regspec_decode can express the port read/write characteristics, purely
from pipeline specifications (pipe_data.py)

l.

---
crowd-funded eco-conscious hardware: https://www.crowdsupply.com/eoma68

_______________________________________________
libre-riscv-dev mailing list
libre-riscv-dev@lists.libre-riscv.org
http://lists.libre-riscv.org/mailman/listinfo/libre-riscv-dev

^ permalink raw reply	[flat|nested] 10+ messages in thread

end of thread, back to index

Thread overview: 10+ messages (download: mbox.gz / follow: Atom feed)
-- links below jump to the message on this page --
2020-06-03 12:50 [libre-riscv-dev] daily kan-ban update 03jun2020 Luke Kenneth Casson Leighton
2020-06-03 13:28 ` Tobias Platen
2020-06-03 23:58 ` Cole Poirier
2020-06-04  0:03   ` Luke Kenneth Casson Leighton
2020-06-04  0:09     ` Cole Poirier
2020-06-04  0:32       ` Luke Kenneth Casson Leighton
2020-06-04  3:46         ` Cole Poirier
2020-06-04 11:02           ` Luke Kenneth Casson Leighton
2020-06-04 22:24             ` Cole Poirier
2020-06-04  0:58 ` Jacob Lifshay

Libre RISC-V Mailing list Archives (accessible via public-inbox)

Archives are clonable: git clone --mirror https://inbox.libre-soc.org/libre-riscv-dev

Example config snippet for mirrors


AGPL code for this site: git clone https://public-inbox.org/public-inbox.git