* [libre-riscv-dev] daily kan-ban update 17jun2020
@ 2020-06-17 13:41 Luke Kenneth Casson Leighton
0 siblings, 0 replies; only message in thread
From: Luke Kenneth Casson Leighton @ 2020-06-17 13:41 UTC (permalink / raw)
To: Libre-RISCV General Development
yesterday:
* created an initial test instruction memory SRAM
* got a unit test running that reads from it
today:
* get the simulator (ISACaller) to read its instructions from a simulated memory
btw alain is getting 5.0.6 bugzilla running on apache2 via a proxy
redirect so that the REST API works, and we can actually finally
actually have a kan-ban board to look at.
---
crowd-funded eco-conscious hardware: https://www.crowdsupply.com/eoma68
_______________________________________________
libre-riscv-dev mailing list
libre-riscv-dev@lists.libre-riscv.org
http://lists.libre-riscv.org/mailman/listinfo/libre-riscv-dev
^ permalink raw reply [flat|nested] only message in thread
only message in thread, back to index
Thread overview: (only message) (download: mbox.gz / follow: Atom feed)
-- links below jump to the message on this page --
2020-06-17 13:41 [libre-riscv-dev] daily kan-ban update 17jun2020 Luke Kenneth Casson Leighton
Libre RISC-V Mailing list Archives (accessible via public-inbox)
Archives are clonable: git clone --mirror https://inbox.libre-soc.org/libre-riscv-dev
Example config snippet for mirrors
AGPL code for this site: git clone https://public-inbox.org/public-inbox.git