[libre-riscv-dev] [Bug 299] New: improve memory clash detection

[libre-riscv-dev] [Bug 299] New: improve memory clash detection

[bugzilla-daemon]

https://bugs.libre-soc.org/show_bug.cgi?id=299

            Bug ID: 299
           Summary: improve memory clash detection
           Product: Libre-SOC's first SoC
           Version: unspecified
          Hardware: Other
                OS: Linux
            Status: CONFIRMED
          Severity: enhancement
          Priority: ---
         Component: Source Code
          Assignee: lkcl@lkcl.net
          Reporter: lkcl@lkcl.net
                CC: libre-riscv-dev@lists.libre-riscv.org
   NLnet milestone: ---

https://groups.google.com/d/msg/comp.arch/leXwF1j7Z-A/S1t_EHumAQAJ

see this message (and the one before it).

must work through to see if there is a way to combine the Mem Hazard Matrix
logic with addr match and spot interleaved LDs and STs that do not clash.

at the moment, *any* LD will stop future STs from going through.  *any* ST
likewise stops LDs from going through.

it *may* be possible to use addr match on LSBs to determine which interleaved
LDs and STs can be separated into batches of LDs and batches of STs.

-- 
You are receiving this mail because:
You are on the CC list for the bug.
_______________________________________________
libre-riscv-dev mailing list
libre-riscv-dev@lists.libre-riscv.org
http://lists.libre-riscv.org/mailman/listinfo/libre-riscv-dev