* [libre-riscv-dev] [Bug 317] New: multi-bit dependency tracking of split (ganged) regfile ports
@ 2020-05-16 22:10 bugzilla-daemon
2020-05-16 22:11 ` [libre-riscv-dev] [Bug 317] " bugzilla-daemon
0 siblings, 1 reply; 2+ messages in thread
From: bugzilla-daemon @ 2020-05-16 22:10 UTC (permalink / raw)
To: libre-riscv-dev
https://bugs.libre-soc.org/show_bug.cgi?id=317
Bug ID: 317
Summary: multi-bit dependency tracking of split (ganged)
regfile ports
Product: Libre-SOC's first SoC
Version: unspecified
Hardware: PC
OS: Mac OS
Status: CONFIRMED
Severity: enhancement
Priority: ---
Component: Source Code
Assignee: lkcl@lkcl.net
Reporter: lkcl@lkcl.net
CC: libre-riscv-dev@lists.libre-riscv.org
NLnet milestone: ---
see https://bugs.libre-soc.org/show_bug.cgi?id=314#c14
this is a general technique which can be implemented on the INT and FP
regfiles as well as the Condition Registers and sub-fields of other SPRs
to provide W & R hazard protection against *portions* of a regfile.
it critically requires as a direct knock-on consequence that the protected
portion have its own read and write enable line.
thus the regfile may instead of being considered e.g. "64-bit wide" may
instead be considered 8x 8-bit wide, where 64-bit operations must request
*eight* simultaneous read/write-enable lines.
it's sufficiently comprehensive that we need to leave this off the TODO list
for now.
--
You are receiving this mail because:
You are on the CC list for the bug.
_______________________________________________
libre-riscv-dev mailing list
libre-riscv-dev@lists.libre-riscv.org
http://lists.libre-riscv.org/mailman/listinfo/libre-riscv-dev
^ permalink raw reply [flat|nested] 2+ messages in thread
* [libre-riscv-dev] [Bug 317] multi-bit dependency tracking of split (ganged) regfile ports
2020-05-16 22:10 [libre-riscv-dev] [Bug 317] New: multi-bit dependency tracking of split (ganged) regfile ports bugzilla-daemon
@ 2020-05-16 22:11 ` " bugzilla-daemon
0 siblings, 0 replies; 2+ messages in thread
From: bugzilla-daemon @ 2020-05-16 22:11 UTC (permalink / raw)
To: libre-riscv-dev
https://bugs.libre-soc.org/show_bug.cgi?id=317
Luke Kenneth Casson Leighton <lkcl@lkcl.net> changed:
What |Removed |Added
----------------------------------------------------------------------------
See Also| |https://bugs.libre-soc.org/
| |show_bug.cgi?id=314
--
You are receiving this mail because:
You are on the CC list for the bug.
_______________________________________________
libre-riscv-dev mailing list
libre-riscv-dev@lists.libre-riscv.org
http://lists.libre-riscv.org/mailman/listinfo/libre-riscv-dev
^ permalink raw reply [flat|nested] 2+ messages in thread
end of thread, back to index
Thread overview: 2+ messages (download: mbox.gz / follow: Atom feed)
-- links below jump to the message on this page --
2020-05-16 22:10 [libre-riscv-dev] [Bug 317] New: multi-bit dependency tracking of split (ganged) regfile ports bugzilla-daemon
2020-05-16 22:11 ` [libre-riscv-dev] [Bug 317] " bugzilla-daemon
Libre RISC-V Mailing list Archives (accessible via public-inbox)
Archives are clonable: git clone --mirror https://inbox.libre-soc.org/libre-riscv-dev
Example config snippet for mirrors
AGPL code for this site: git clone https://public-inbox.org/public-inbox.git