From: Lauri Kasanen <cand@gmx.com>
To: libre-riscv-dev@lists.libre-riscv.org
Subject: Re: [libre-riscv-dev] PPC on Talos and Playstation 3
Date: Mon, 30 Mar 2020 11:05:11 +0300
Message-ID: <20200330110511.ce0aea5ac7aaaab251b73aa3@gmx.com> (raw)
In-Reply-To: <CAC2bXD68ze_ZNsHm_gECzFzQXT-E8td=ART0gD1Rp28Vb-EiqQ@mail.gmail.com>
On Mon, 30 Mar 2020 00:52:31 -0700
Jacob Lifshay <programmerjake@gmail.com> wrote:
> Normally, the size of a pointer or general-purpose integer register is used
> to determine 32 or 64-bit rather than the size of the FP unit since nearly
> every processor more powerful than a microcontroller supports 64-bit FP.
> even the 8086 (16-bit) supports 64-bit floating point (or even 80-bit) with
> the 8087 math coprocessor. Also, recent intel processors support 512-bit FP
> registers (the avx512 instruction set), but it's only a 64-bit processor.
Aiye, but the context was running 64-bit fpu code, and with an embedded
cpu it's possible it would not have such.
- Lauri
_______________________________________________
libre-riscv-dev mailing list
libre-riscv-dev@lists.libre-riscv.org
http://lists.libre-riscv.org/mailman/listinfo/libre-riscv-dev
next prev parent reply index
Thread overview: 35+ messages / expand[flat|nested] mbox.gz Atom feed top
2020-03-29 20:17 Immanuel, Yehowshua U
2020-03-29 20:20 ` Immanuel, Yehowshua U
2020-03-29 20:35 ` Jacob Lifshay
2020-03-29 21:01 ` Luke Kenneth Casson Leighton
2020-03-30 6:56 ` Lauri Kasanen
2020-03-30 7:12 ` Jacob Lifshay
2020-03-30 7:32 ` Lauri Kasanen
2020-03-30 7:52 ` Jacob Lifshay
2020-03-30 8:05 ` Lauri Kasanen [this message]
2020-03-30 18:07 ` Jacob Lifshay
2020-03-30 18:12 ` Immanuel, Yehowshua U
2020-03-30 18:16 ` Jacob Lifshay
2020-03-30 18:35 ` Immanuel, Yehowshua U
2020-03-30 18:36 ` Immanuel, Yehowshua U
2020-03-30 18:46 ` Luke Kenneth Casson Leighton
2020-03-30 18:57 ` Immanuel, Yehowshua U
2020-03-30 19:09 ` Luke Kenneth Casson Leighton
2020-03-30 19:20 ` Immanuel, Yehowshua U
2020-03-30 19:25 ` Luke Kenneth Casson Leighton
2020-03-30 19:35 ` Immanuel, Yehowshua U
2020-03-30 19:45 ` Jacob Lifshay
2020-03-30 19:46 ` Immanuel, Yehowshua U
2020-03-30 22:02 ` Luke Kenneth Casson Leighton
2020-03-30 19:01 ` Jacob Lifshay
2020-03-30 19:20 ` Luke Kenneth Casson Leighton
2020-03-31 21:57 ` Michael Nolan
2020-03-31 23:01 ` Luke Kenneth Casson Leighton
2020-04-01 0:23 ` Immanuel, Yehowshua U
2020-04-01 0:44 ` [libre-riscv-dev] additional ddr3 interfaces Jacob Lifshay
2020-04-01 0:47 ` Immanuel, Yehowshua U
2020-04-01 1:01 ` Jacob Lifshay
2020-04-01 11:10 ` Luke Kenneth Casson Leighton
2020-04-01 15:19 ` Staf Verhaegen
2020-04-01 15:42 ` Luke Kenneth Casson Leighton
2020-04-01 11:00 ` [libre-riscv-dev] PPC on Talos and Playstation 3 Luke Kenneth Casson Leighton
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20200330110511.ce0aea5ac7aaaab251b73aa3@gmx.com \
--to=cand@gmx.com \
--cc=libre-riscv-dev@lists.libre-riscv.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Libre RISC-V Mailing list Archives (accessible via public-inbox)
Archives are clonable: git clone --mirror https://inbox.libre-soc.org/libre-riscv-dev
Example config snippet for mirrors
AGPL code for this site: git clone https://public-inbox.org/public-inbox.git