Libre RISC-V Mailing list Archives (accessible via public-inbox)
 help / color / Atom feed
From: Jacob Lifshay <programmerjake@gmail.com>
To: Libre-RISCV General Development <libre-riscv-dev@lists.libre-riscv.org>
Subject: [libre-riscv-dev] additional ddr3 interfaces
Date: Tue, 31 Mar 2020 17:44:19 -0700
Message-ID: <CAC2bXD5p1fYgxrnOgKq4GfcejMkcqpFC-uoN23hxeQ51aiUdYg@mail.gmail.com> (raw)
In-Reply-To: <3AF0E5F3-86A0-4610-82E4-AD6C5BE0E588@gatech.edu>

On Tue, Mar 31, 2020, 17:23 Immanuel, Yehowshua U <yimmanuel3@gatech.edu>
wrote:

> > the NEC processors from the powerpc-notebook project *might* be POWER9.
>
> I looked into this - these are actually NXP processors. NXP T2080 to be
> precise.
> The data sheet is a little unhelpful - not making it clear what POWER it
> is.
>
> Anyways - the processor itself has some similarities to our goals. It
> might be a good idea to browse through its specs and see if we can match
> its pinouts down the road. Hopefully, by that time, powerpc-notebook is
> ready to go, and our processor could be just plug and play…
>

that would be nice, however the t2080 appears to have a 64-bit memory
interface along with some really high-speed serdes -- both of which will be
more difficult to achieve.

However, if we get the funding required for the open-source custom DDR3
interface, we could potentially put two copies on our SoC, which would
improve GPU performance by a large factor (1.5x?) due to the additional
memory bandwidth. That would also double the maximum amount of memory we
could attach to the SoC which is another benefit. If we designed it so it
would work even with one interface disabled, that would benefit low cost
applications where the pcb designers don't want to have to pay for two dram
chips. I don't know if we could, but we might be able to sell two different
variants where one of them has a smaller package where one of the memory
interfaces is not bonded from the pins to the die, that way, we could save
money on the chips where both memory interfaces aren't needed without
needing more than one mask.

Jacob
_______________________________________________
libre-riscv-dev mailing list
libre-riscv-dev@lists.libre-riscv.org
http://lists.libre-riscv.org/mailman/listinfo/libre-riscv-dev

  reply index

Thread overview: 35+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2020-03-29 20:17 [libre-riscv-dev] PPC on Talos and Playstation 3 Immanuel, Yehowshua U
2020-03-29 20:20 ` Immanuel, Yehowshua U
2020-03-29 20:35 ` Jacob Lifshay
2020-03-29 21:01 ` Luke Kenneth Casson Leighton
2020-03-30  6:56 ` Lauri Kasanen
2020-03-30  7:12   ` Jacob Lifshay
2020-03-30  7:32     ` Lauri Kasanen
2020-03-30  7:52       ` Jacob Lifshay
2020-03-30  8:05         ` Lauri Kasanen
2020-03-30 18:07           ` Jacob Lifshay
2020-03-30 18:12             ` Immanuel, Yehowshua U
2020-03-30 18:16               ` Jacob Lifshay
2020-03-30 18:35                 ` Immanuel, Yehowshua U
2020-03-30 18:36                   ` Immanuel, Yehowshua U
2020-03-30 18:46                   ` Luke Kenneth Casson Leighton
2020-03-30 18:57                     ` Immanuel, Yehowshua U
2020-03-30 19:09                       ` Luke Kenneth Casson Leighton
2020-03-30 19:20                         ` Immanuel, Yehowshua U
2020-03-30 19:25                           ` Luke Kenneth Casson Leighton
2020-03-30 19:35                             ` Immanuel, Yehowshua U
2020-03-30 19:45                               ` Jacob Lifshay
2020-03-30 19:46                                 ` Immanuel, Yehowshua U
2020-03-30 22:02                               ` Luke Kenneth Casson Leighton
2020-03-30 19:01                   ` Jacob Lifshay
2020-03-30 19:20                     ` Luke Kenneth Casson Leighton
2020-03-31 21:57         ` Michael Nolan
2020-03-31 23:01           ` Luke Kenneth Casson Leighton
2020-04-01  0:23             ` Immanuel, Yehowshua U
2020-04-01  0:44               ` Jacob Lifshay [this message]
2020-04-01  0:47                 ` [libre-riscv-dev] additional ddr3 interfaces Immanuel, Yehowshua U
2020-04-01  1:01                   ` Jacob Lifshay
2020-04-01 11:10                 ` Luke Kenneth Casson Leighton
2020-04-01 15:19                   ` Staf Verhaegen
2020-04-01 15:42                     ` Luke Kenneth Casson Leighton
2020-04-01 11:00               ` [libre-riscv-dev] PPC on Talos and Playstation 3 Luke Kenneth Casson Leighton

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=CAC2bXD5p1fYgxrnOgKq4GfcejMkcqpFC-uoN23hxeQ51aiUdYg@mail.gmail.com \
    --to=programmerjake@gmail.com \
    --cc=libre-riscv-dev@lists.libre-riscv.org \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link

Libre RISC-V Mailing list Archives (accessible via public-inbox)

Archives are clonable: git clone --mirror https://inbox.libre-soc.org/libre-riscv-dev

Example config snippet for mirrors


AGPL code for this site: git clone https://public-inbox.org/public-inbox.git