From: Tobias Platen <libre-soc@platen-software.de>
To: libre-riscv-dev@lists.libre-riscv.org
Subject: Re: [libre-riscv-dev] daily kan-ban update 13may2020
Date: Wed, 13 May 2020 15:56:47 +0200
Message-ID: <20200513155647.d30fe7986374bed381ba8360@platen-software.de> (raw)
In-Reply-To: <CAPweEDz8rcJ7ENbJS5tk3pCs7TDSPx11=7cOPFwxRaTBbtW_wg@mail.gmail.com>
On Wed, 13 May 2020 11:28:25 +0100
Luke Kenneth Casson Leighton <lkcl@lkcl.net> wrote:
> yesterday i started on integrating the LDSTCompUnit into the
> scoreboard and immediately ran into a brick wall in the form of the
> address-request/release signalling. when go_addr is raised (in
> response to req_addr), the LDSTCompUnit is supposed to drop req_addr
> one cycle later: instead it stays high.
>
> i also investigated microwatt to find out what the heck is going on
> with the register-order-swapping. turns out that different classes of
> operations (logical, rotate, arith) have different ordering. why? who
> knows.
>
> today i will continue working through the address-negotiation in LDSTCompUnit.
>
> l.
>
> _______________________________________________
> libre-riscv-dev mailing list
> libre-riscv-dev@lists.libre-riscv.org
> http://lists.libre-riscv.org/mailman/listinfo/libre-riscv-dev
I've looked into the soc/src/soc/decoder/isa and src/soc/alu/ directories.
There is a TODO that references the PowerISA PDF, so I will first read the
following sections, before writing anything.
# 4.2.2 p124 FPSCR (definitely "separate" - not in SPR)
# note that mffs, mcrfs, mtfsf "manage" this FPSCR
# 2.3.1 CR (and sub-fields CR0..CR6 - CR0 SO comes from XER.SO)
# note that mfocrf, mfcr, mtcr, mtocrf, mcrxrx "manage" CRs
# 2.3.2 LR (actually SPR #8)
# 2.3.3 CTR (actually SPR #9)
# 2.3.4 TAR (actually SPR #815)
# 3.2.2 p45 XER (actually SPR #0)
# 3.2.3 p46 p232 VRSAVE (actually SPR #256)
I assume that that the version of the pdf referenced is still 3.0 one and not 3.1 recently released.
Tobias
--
Tobias Platen <libre-soc[at]platen-software[dot]de>
_______________________________________________
libre-riscv-dev mailing list
libre-riscv-dev@lists.libre-riscv.org
http://lists.libre-riscv.org/mailman/listinfo/libre-riscv-dev
next prev parent reply index
Thread overview: 7+ messages / expand[flat|nested] mbox.gz Atom feed top
2020-05-13 10:28 Luke Kenneth Casson Leighton
2020-05-13 13:56 ` Tobias Platen [this message]
2020-05-13 14:33 ` Luke Kenneth Casson Leighton
2020-05-13 14:43 ` Tobias Platen
2020-05-13 15:03 ` Luke Kenneth Casson Leighton
2020-05-13 18:07 ` Cole Poirier
2020-05-13 22:02 ` Luke Kenneth Casson Leighton
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20200513155647.d30fe7986374bed381ba8360@platen-software.de \
--to=libre-soc@platen-software.de \
--cc=libre-riscv-dev@lists.libre-riscv.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Libre RISC-V Mailing list Archives (accessible via public-inbox)
Archives are clonable: git clone --mirror https://inbox.libre-soc.org/libre-riscv-dev
Example config snippet for mirrors
AGPL code for this site: git clone https://public-inbox.org/public-inbox.git