Libre RISC-V Mailing list Archives (accessible via public-inbox)
 help / color / Atom feed
* [libre-riscv-dev] daily kan-ban update 29jul2020
@ 2020-07-27 12:39 Luke Kenneth Casson Leighton
  2020-07-27 18:38 ` [libre-riscv-dev] daily kan-ban update 27jul2020 Cole Poirier
  0 siblings, 1 reply; 6+ messages in thread
From: Luke Kenneth Casson Leighton @ 2020-07-27 12:39 UTC (permalink / raw)
  To: Libre-RISCV General Development

task list:

* https://bugs.libre-soc.org/showdependencytree.cgi?id=383&
maxdepth=1&hide_resolved=1

yesterday:

* sorted yet another LDST Comp Unit bug
* reorganised pipeline tests
* made a start on XICS interrupt controller

today:

* reviewed (and finished?) trap proof.

rest of day:

* other half of XICS then do some unit tests for it

l.



-- 
---
crowd-funded eco-conscious hardware: https://www.crowdsupply.com/eoma68
_______________________________________________
libre-riscv-dev mailing list
libre-riscv-dev@lists.libre-riscv.org
http://lists.libre-riscv.org/mailman/listinfo/libre-riscv-dev

^ permalink raw reply	[flat|nested] 6+ messages in thread

* Re: [libre-riscv-dev] daily kan-ban update 27jul2020
  2020-07-27 12:39 [libre-riscv-dev] daily kan-ban update 29jul2020 Luke Kenneth Casson Leighton
@ 2020-07-27 18:38 ` Cole Poirier
  2020-07-27 19:10   ` Tobias Platen
  0 siblings, 1 reply; 6+ messages in thread
From: Cole Poirier @ 2020-07-27 18:38 UTC (permalink / raw)
  To: Libre-RISCV General Development

Heads up Luke today is the 27th, 29th will be this wednesday, we have
our biweekly OpenPower-Libre-SOC meeting

Yesterday:
* spoke to Luke about recruiting more project members and conversion
of bitmap diagrams on wiki into svg
* finished 180nm_single_core_test_asic_memlayout diagram conversion into svg

Today:

* finish conversion of comp_unit_req_rel bitmap to svg
* finish conversion of comp_unit_multi_rw
* documenting how to layout soclayout repo
* creating one bug report under product Documentation per bitmap
diagram for conversion to svg, in order to successfully coordinate
this medium size substantial task. All svg diagram bugs will be
children of the top level bug report "Bug 389 - Review all diagrams on
wiki for translation into SVG" and will be listed in the description
(comment #0) for easy birds-eye-viewing of the progress of this
meta-task <https://bugs.libre-soc.org/show_bug.cgi?id=389#c0>

Cole

_______________________________________________
libre-riscv-dev mailing list
libre-riscv-dev@lists.libre-riscv.org
http://lists.libre-riscv.org/mailman/listinfo/libre-riscv-dev

^ permalink raw reply	[flat|nested] 6+ messages in thread

* Re: [libre-riscv-dev] daily kan-ban update 27jul2020
  2020-07-27 18:38 ` [libre-riscv-dev] daily kan-ban update 27jul2020 Cole Poirier
@ 2020-07-27 19:10   ` Tobias Platen
  2020-07-27 19:46     ` Luke Kenneth Casson Leighton
  0 siblings, 1 reply; 6+ messages in thread
From: Tobias Platen @ 2020-07-27 19:10 UTC (permalink / raw)
  To: libre-riscv-dev

Today:

I was working on l0_cache.py where I got the following error.
ERROR: test_l0_cache_test_bare_wb (__main__.TestL0Cache)
----------------------------------------------------------------------
Traceback (most recent call last):
  File "l0_cache.py", line 361, in test_l0_cache_test_bare_wb
    vl = rtlil.convert(dut, ports=[])# TODOdut.ports())
  File "/home/isengaara/Hacking/lSOC/TEST/nmigen/nmigen/back/rtlil.py", line 1056, in convert
    fragment = ir.Fragment.get(elaboratable, platform).prepare(**kwargs)
  File "/home/isengaara/Hacking/lSOC/TEST/nmigen/nmigen/hdl/ir.py", line 39, in get
    obj = obj.elaborate(platform)
  File "/home/isengaara/Hacking/lSOC/TEST/nmigen/nmigen/hdl/dsl.py", line 538, in elaborate
    fragment.add_subfragment(Fragment.get(self._named_submodules[name], platform), name)
  File "/home/isengaara/Hacking/lSOC/TEST/nmigen/nmigen/hdl/ir.py", line 39, in get
    obj = obj.elaborate(platform)
  File "/home/isengaara/Hacking/lSOC/TEST/nmigen/nmigen/hdl/dsl.py", line 538, in elaborate
    fragment.add_subfragment(Fragment.get(self._named_submodules[name], platform), name)
  File "/home/isengaara/Hacking/lSOC/TEST/nmigen/nmigen/hdl/ir.py", line 39, in get
    obj = obj.elaborate(platform)
  File "/home/isengaara/Hacking/lSOC/TEST/nmigen-soc/nmigen_soc/wishbone/sram.py", line 89, in elaborate
    n_wrport = wrport.en.shape()[0]
TypeError: 'Shape' object is not subscriptable

Am I using the wrong version of nmigen?


On Mon, 27 Jul 2020 11:38:33 -0700
Cole Poirier <colepoirier@gmail.com> wrote:

> Heads up Luke today is the 27th, 29th will be this wednesday, we have
> our biweekly OpenPower-Libre-SOC meeting
> 
> Yesterday:
> * spoke to Luke about recruiting more project members and conversion
> of bitmap diagrams on wiki into svg
> * finished 180nm_single_core_test_asic_memlayout diagram conversion into svg
> 
> Today:
> 
> * finish conversion of comp_unit_req_rel bitmap to svg
> * finish conversion of comp_unit_multi_rw
> * documenting how to layout soclayout repo
> * creating one bug report under product Documentation per bitmap
> diagram for conversion to svg, in order to successfully coordinate
> this medium size substantial task. All svg diagram bugs will be
> children of the top level bug report "Bug 389 - Review all diagrams on
> wiki for translation into SVG" and will be listed in the description
> (comment #0) for easy birds-eye-viewing of the progress of this
> meta-task <https://bugs.libre-soc.org/show_bug.cgi?id=389#c0>
> 
> Cole
> 
> _______________________________________________
> libre-riscv-dev mailing list
> libre-riscv-dev@lists.libre-riscv.org
> http://lists.libre-riscv.org/mailman/listinfo/libre-riscv-dev


-- 
Tobias Platen <libre-soc[at]platen-software[dot]de>

_______________________________________________
libre-riscv-dev mailing list
libre-riscv-dev@lists.libre-riscv.org
http://lists.libre-riscv.org/mailman/listinfo/libre-riscv-dev

^ permalink raw reply	[flat|nested] 6+ messages in thread

* Re: [libre-riscv-dev] daily kan-ban update 27jul2020
  2020-07-27 19:10   ` Tobias Platen
@ 2020-07-27 19:46     ` Luke Kenneth Casson Leighton
  2020-07-27 20:06       ` Tobias Platen
  0 siblings, 1 reply; 6+ messages in thread
From: Luke Kenneth Casson Leighton @ 2020-07-27 19:46 UTC (permalink / raw)
  To: Libre-RISCV General Development

On Mon, Jul 27, 2020 at 8:10 PM Tobias Platen
<libre-soc@platen-software.de> wrote:

>   File "/home/isengaara/Hacking/lSOC/TEST/nmigen-soc/nmigen_soc/wishbone/sram.py", line 89, in elaborate
>     n_wrport = wrport.en.shape()[0]
> TypeError: 'Shape' object is not subscriptable

git pull on the nmigen-soc repo, i sorted this a couple weeks ago?

l.

_______________________________________________
libre-riscv-dev mailing list
libre-riscv-dev@lists.libre-riscv.org
http://lists.libre-riscv.org/mailman/listinfo/libre-riscv-dev

^ permalink raw reply	[flat|nested] 6+ messages in thread

* Re: [libre-riscv-dev] daily kan-ban update 27jul2020
  2020-07-27 19:46     ` Luke Kenneth Casson Leighton
@ 2020-07-27 20:06       ` Tobias Platen
  2020-07-27 20:51         ` Luke Kenneth Casson Leighton
  0 siblings, 1 reply; 6+ messages in thread
From: Tobias Platen @ 2020-07-27 20:06 UTC (permalink / raw)
  To: libre-riscv-dev

On Mon, 27 Jul 2020 20:46:08 +0100
Luke Kenneth Casson Leighton <lkcl@lkcl.net> wrote:

> On Mon, Jul 27, 2020 at 8:10 PM Tobias Platen
> <libre-soc@platen-software.de> wrote:
> 
> >   File "/home/isengaara/Hacking/lSOC/TEST/nmigen-soc/nmigen_soc/wishbone/sram.py", line 89, in elaborate
> >     n_wrport = wrport.en.shape()[0]
> > TypeError: 'Shape' object is not subscriptable
> 
> git pull on the nmigen-soc repo, i sorted this a couple weeks ago?
> 
> l.
> 
> _______________________________________________
> libre-riscv-dev mailing list
> libre-riscv-dev@lists.libre-riscv.org
> http://lists.libre-riscv.org/mailman/listinfo/libre-riscv-dev

The https://github.com/nmigen/nmigen-soc repository was last updated was 5 days, 
while the https://git.libre-soc.org/git/nmigen-soc.git was updated 8 days ago.
I assume that I am using the wrong one.
In this case I would have to update the scripts in dev-env-setup too.
https://git.libre-soc.org/?p=dev-env-setup.git;a=blob;f=hdl-dev-repos;h=255692bd91bdcd42b18ebd608787de77a23e01eb;hb=HEAD

-- 
Tobias Platen <libre-soc[at]platen-software[dot]de>

_______________________________________________
libre-riscv-dev mailing list
libre-riscv-dev@lists.libre-riscv.org
http://lists.libre-riscv.org/mailman/listinfo/libre-riscv-dev

^ permalink raw reply	[flat|nested] 6+ messages in thread

* Re: [libre-riscv-dev] daily kan-ban update 27jul2020
  2020-07-27 20:06       ` Tobias Platen
@ 2020-07-27 20:51         ` Luke Kenneth Casson Leighton
  0 siblings, 0 replies; 6+ messages in thread
From: Luke Kenneth Casson Leighton @ 2020-07-27 20:51 UTC (permalink / raw)
  To: Libre-RISCV General Development

On Monday, July 27, 2020, Tobias Platen <libre-soc@platen-software.de>
wrote:

>
> while the https://git.libre-soc.org/git/nmigen-soc.git was
>


nmigen-soc does not contain sram.  i had to add it.

l.



-- 
---
crowd-funded eco-conscious hardware: https://www.crowdsupply.com/eoma68
_______________________________________________
libre-riscv-dev mailing list
libre-riscv-dev@lists.libre-riscv.org
http://lists.libre-riscv.org/mailman/listinfo/libre-riscv-dev

^ permalink raw reply	[flat|nested] 6+ messages in thread

end of thread, back to index

Thread overview: 6+ messages (download: mbox.gz / follow: Atom feed)
-- links below jump to the message on this page --
2020-07-27 12:39 [libre-riscv-dev] daily kan-ban update 29jul2020 Luke Kenneth Casson Leighton
2020-07-27 18:38 ` [libre-riscv-dev] daily kan-ban update 27jul2020 Cole Poirier
2020-07-27 19:10   ` Tobias Platen
2020-07-27 19:46     ` Luke Kenneth Casson Leighton
2020-07-27 20:06       ` Tobias Platen
2020-07-27 20:51         ` Luke Kenneth Casson Leighton

Libre RISC-V Mailing list Archives (accessible via public-inbox)

Archives are clonable: git clone --mirror https://inbox.libre-soc.org/libre-riscv-dev

Example config snippet for mirrors


AGPL code for this site: git clone https://public-inbox.org/public-inbox.git