From: Cole Poirier <colepoirier@gmail.com>
To: Libre-RISCV General Development <libre-riscv-dev@lists.libre-riscv.org>
Subject: Re: [libre-riscv-dev] Fall 2022 Interfaces
Date: Thu, 11 Jun 2020 21:33:38 -0700
Message-ID: <926B7839-DF98-4DFC-A2FA-642451D73A39@gmail.com> (raw)
In-Reply-To: <CAC2bXD7fSit1+STs+WxMK4u2coY8GBnVgDw9mVjyq3VwUWdDDw@mail.gmail.com>
> On Jun 11, 2020, at 9:01 PM, Jacob Lifshay <programmerjake@gmail.com> wrote:
>
> On Thu, Jun 11, 2020, 19:59 Yehowshua <yimmanuel3@gatech.edu> wrote:
>
>> Was talking with Pine64 and Raptor about Fall2022 interfaces which I’m
>> trying to finalize.
>> We need 10rx and 14tx SERDES.
>> 4rx and 4tx for the OMI will need to run at 25GHz for DDR4 over OMI.
>>
>
> 25GHz seems *really* fast, probably impractically so unless going to *lots*
> of effort, did you mean 2.5GHz?
Maybe 25GB/s? “The OMI DDR4 Differential DIMM memory module supports a data throughput rate of 25.6GB/s with a latency of 40ns and densities up to 256GB. The new 84-pin DDR4 DDIMM is intended for use in standard server environments, using a serial interface and a differential Data Buffer (dDB) from Microchip. The DDIMM supports IBM’s P9 AIO and P10 processors’ memory attached architecture. The P9 AIO and P10 memory bus is defined with one read port and one write port per channel, each having eight unidirectional differential lanes supporting 25.6 Gbps data rate over the OMI direct attached to the DDIMM.”
https://www.eenewseurope.com/news/ddr4-differential-dimm-grows-opencapi-ecosystem
Still that’s for power 10 and late generation power 9 server processors.
Cole
_______________________________________________
libre-riscv-dev mailing list
libre-riscv-dev@lists.libre-riscv.org
http://lists.libre-riscv.org/mailman/listinfo/libre-riscv-dev
next prev parent reply index
Thread overview: 17+ messages / expand[flat|nested] mbox.gz Atom feed top
2020-06-12 2:59 Yehowshua
2020-06-12 3:00 ` Yehowshua
2020-06-12 4:01 ` Jacob Lifshay
2020-06-12 4:33 ` Cole Poirier [this message]
2020-06-12 5:46 ` Yehowshua
2020-06-12 7:07 ` Yehowshua
2020-06-12 11:03 ` Luke Kenneth Casson Leighton
2020-06-12 11:21 ` Luke Kenneth Casson Leighton
2020-06-12 12:38 ` Yehowshua
2020-06-12 13:30 ` Luke Kenneth Casson Leighton
2020-06-12 14:06 ` Hendrik Boom
2020-06-12 14:23 ` Cole Poirier
2020-06-12 19:34 ` Yehowshua
2020-06-12 19:43 ` Yehowshua
2020-06-12 21:42 ` Luke Kenneth Casson Leighton
2020-06-12 23:17 ` Jacob Lifshay
2020-06-13 0:10 ` Luke Kenneth Casson Leighton
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=926B7839-DF98-4DFC-A2FA-642451D73A39@gmail.com \
--to=colepoirier@gmail.com \
--cc=libre-riscv-dev@lists.libre-riscv.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Libre RISC-V Mailing list Archives (accessible via public-inbox)
Archives are clonable: git clone --mirror https://inbox.libre-soc.org/libre-riscv-dev
Example config snippet for mirrors
AGPL code for this site: git clone https://public-inbox.org/public-inbox.git