[libre-riscv-dev] LDST compunit semi operational

[libre-riscv-dev] LDST compunit semi operational

[Luke Kenneth Casson Leighton]

i've managed to get the addresses split into LSBs and MSBs, and use the
lower 3 bits in conjunction with the Data Length for a bitmap mask on
writing, and as a corresponding bytemap mask for read.

this via the dummy / nonproduction L0CacheBuffer, which does not cope with
misalignment crossing a 64 bit boundary.

fortunately, nmigen Memory can be passed an *array* of write-enable lines,
and so can wishbone.

i could really use some help on this code as it is particularly complex and
also critical to get right.

l.



-- 
---
crowd-funded eco-conscious hardware: https://www.crowdsupply.com/eoma68
_______________________________________________
libre-riscv-dev mailing list
libre-riscv-dev@lists.libre-riscv.org
http://lists.libre-riscv.org/mailman/listinfo/libre-riscv-dev