Libre RISC-V Mailing list Archives (accessible via public-inbox)
 help / color / Atom feed
* Re: [libre-riscv-dev] Finished Scoreboard
       [not found] <74E24B62-C4E6-4F95-88AC-DE45C5117D88@gatech.edu>
@ 2020-05-05 16:26 ` Luke Kenneth Casson Leighton
  2020-05-05 18:18   ` Yehowshua
  0 siblings, 1 reply; 5+ messages in thread
From: Luke Kenneth Casson Leighton @ 2020-05-05 16:26 UTC (permalink / raw)
  To: Yehowshua; +Cc: Libre-RISCV General Development

On Tue, May 5, 2020 at 5:15 PM Yehowshua <yimmanuel3@gatech.edu> wrote:
>
> Do you think the scoreboard can be done by mid June?

i'm assuming you meant to ask this on the list.

the actual scoreboard (dependency matrices) themselves are "done".  it
was only the change to multi-signal control at the register file that
needed alteration, and *that* was done several weeks ago (didn't take
long).

it's the "arbitration" connectivity to the register file (3 days
design work on the cyclic buffer system), the LDSTCompUnit (10 days
redesign, 2-3 days implementing, the change to the ALU CompUnit (8
days redesign, 2-3 days implementing) that is the time-sink.

the next phase is to create a POWER9 "Condition" Register File
containing CR0-CR7, CTR and other essential registers related to
Branch Control.  this *extra register file* was the primary motivation
behind the additional scoreboard read/write "operand" wires, because
one set manages the INT/FP regfile, another set manages the "Condition
Register" regfile (oh, and another set - with a completely different
DM Matrix - manages the SPRs.

which is why we need people to focus on "ancillary" tasks because
without people focussing on ancillary tasks, we're not going to have
instructions completed, the pipelines designed, the memory interface
completed, no Branch Prediction Unit, no TLB, no RADIX MMU.

hence the urgency of asking people to focus on specific tasks, and not
anything else.

the amount that we have to do in such a short amount of time is
enormous, and we need to bash through it, without wasting *any* time.

l.

_______________________________________________
libre-riscv-dev mailing list
libre-riscv-dev@lists.libre-riscv.org
http://lists.libre-riscv.org/mailman/listinfo/libre-riscv-dev

^ permalink raw reply	[flat|nested] 5+ messages in thread

* Re: [libre-riscv-dev] Finished Scoreboard
  2020-05-05 16:26 ` [libre-riscv-dev] Finished Scoreboard Luke Kenneth Casson Leighton
@ 2020-05-05 18:18   ` Yehowshua
  2020-05-05 18:20     ` Immanuel, Yehowshua U
  2020-05-06  9:08     ` Luke Kenneth Casson Leighton
  0 siblings, 2 replies; 5+ messages in thread
From: Yehowshua @ 2020-05-05 18:18 UTC (permalink / raw)
  Cc: Libre-RISCV General Development

Well I’d like to be realistic. I’ve done large RTL projects before - if the scoreboard isn’t ready to do by June, we may have to look into the minimum viable product for October. Having a multi cycle non-pipelined CPU is way better than no CPU.

Luke, given only you have the knowledge to do the Scoreboard at the moment, it’d be wise to put eggs in more than one basket. Also, it takes at least a semester to fully comprehend the scoreboard architecture, so we can’t just add people to help you.

Just some things to keep in mind.

Yehowshua
_______________________________________________
libre-riscv-dev mailing list
libre-riscv-dev@lists.libre-riscv.org
http://lists.libre-riscv.org/mailman/listinfo/libre-riscv-dev

^ permalink raw reply	[flat|nested] 5+ messages in thread

* Re: [libre-riscv-dev] Finished Scoreboard
  2020-05-05 18:18   ` Yehowshua
@ 2020-05-05 18:20     ` Immanuel, Yehowshua U
  2020-05-06  9:06       ` Luke Kenneth Casson Leighton
  2020-05-06  9:08     ` Luke Kenneth Casson Leighton
  1 sibling, 1 reply; 5+ messages in thread
From: Immanuel, Yehowshua U @ 2020-05-05 18:20 UTC (permalink / raw)
  To: Libre-RISCV General Development

Maybe we could say finished by Mid-June - but more than that would really be pushing things I think.

Yehowshua
_______________________________________________
libre-riscv-dev mailing list
libre-riscv-dev@lists.libre-riscv.org
http://lists.libre-riscv.org/mailman/listinfo/libre-riscv-dev

^ permalink raw reply	[flat|nested] 5+ messages in thread

* Re: [libre-riscv-dev] Finished Scoreboard
  2020-05-05 18:20     ` Immanuel, Yehowshua U
@ 2020-05-06  9:06       ` Luke Kenneth Casson Leighton
  0 siblings, 0 replies; 5+ messages in thread
From: Luke Kenneth Casson Leighton @ 2020-05-06  9:06 UTC (permalink / raw)
  To: Libre-RISCV General Development

On Tuesday, May 5, 2020, Immanuel, Yehowshua U <yimmanuel3@gatech.edu>
wrote:

> Maybe we could say finished by Mid-June -


yes.


>
>  but more than that would really be pushing things I think.


yes.




-- 
---
crowd-funded eco-conscious hardware: https://www.crowdsupply.com/eoma68
_______________________________________________
libre-riscv-dev mailing list
libre-riscv-dev@lists.libre-riscv.org
http://lists.libre-riscv.org/mailman/listinfo/libre-riscv-dev

^ permalink raw reply	[flat|nested] 5+ messages in thread

* Re: [libre-riscv-dev] Finished Scoreboard
  2020-05-05 18:18   ` Yehowshua
  2020-05-05 18:20     ` Immanuel, Yehowshua U
@ 2020-05-06  9:08     ` Luke Kenneth Casson Leighton
  1 sibling, 0 replies; 5+ messages in thread
From: Luke Kenneth Casson Leighton @ 2020-05-06  9:08 UTC (permalink / raw)
  To: Libre-RISCV General Development

On Tuesday, May 5, 2020, Yehowshua <yimmanuel3@gatech.edu> wrote:

> Well I’d like to be realistic. I’ve done large RTL projects before - if
> the scoreboard isn’t ready to do by June, we may have to look into the
> minimum viable product for October. Having a multi cycle non-pipelined CPU
> is way better than no CPU.


 NLNet money is only available for the defined set task.  No GPU, no money.

that means that alternative designs will need to find other sources of
funds.


> Luke, given only you have the knowledge to do the Scoreboard at the
> moment, it’d be wise to put eggs in more than one basket. Also, it takes at
> least a semester to fully comprehend the scoreboard architecture, so we
> can’t just add people to help you.


ancillary tasks.

>
> Just some things to keep in mind.
>
> Yehowshua
> _______________________________________________
> libre-riscv-dev mailing list
> libre-riscv-dev@lists.libre-riscv.org
> http://lists.libre-riscv.org/mailman/listinfo/libre-riscv-dev
>


-- 
---
crowd-funded eco-conscious hardware: https://www.crowdsupply.com/eoma68
_______________________________________________
libre-riscv-dev mailing list
libre-riscv-dev@lists.libre-riscv.org
http://lists.libre-riscv.org/mailman/listinfo/libre-riscv-dev

^ permalink raw reply	[flat|nested] 5+ messages in thread

end of thread, back to index

Thread overview: 5+ messages (download: mbox.gz / follow: Atom feed)
-- links below jump to the message on this page --
     [not found] <74E24B62-C4E6-4F95-88AC-DE45C5117D88@gatech.edu>
2020-05-05 16:26 ` [libre-riscv-dev] Finished Scoreboard Luke Kenneth Casson Leighton
2020-05-05 18:18   ` Yehowshua
2020-05-05 18:20     ` Immanuel, Yehowshua U
2020-05-06  9:06       ` Luke Kenneth Casson Leighton
2020-05-06  9:08     ` Luke Kenneth Casson Leighton

Libre RISC-V Mailing list Archives (accessible via public-inbox)

Archives are clonable: git clone --mirror https://inbox.libre-soc.org/libre-riscv-dev

Example config snippet for mirrors


AGPL code for this site: git clone https://public-inbox.org/public-inbox.git