* [libre-riscv-dev] daily kan-ban update 01aug2020
@ 2020-08-01 17:58 Luke Kenneth Casson Leighton
0 siblings, 0 replies; only message in thread
From: Luke Kenneth Casson Leighton @ 2020-08-01 17:58 UTC (permalink / raw)
To: Libre-RISCV General Development
tasks:
*
https://bugs.libre-soc.org/showdependencytree.cgi?maxdepth=1&id=383&hide_resolved=1
yesterday:
* exploring litex libresoc simulation, found several bugs
today:
* looked at shiftrot formal proof
* continued litex simulation investigation
finding out what is going on in litex is hampered significantly by not
being able to do side-by-side comparisons.
therefore what i am going to do is add a dmi interface to libresoc and get
the litex sim to single-step then dump registers. with a compatible dmi
interface the same sim code FSM will be useable on both types of core.
discrepancies should then be easy to spot by using diff on the two debug
logs.
at that point i will know which instruction is wrong, where right now it is
excruciating guesswork.
l.
--
---
crowd-funded eco-conscious hardware: https://www.crowdsupply.com/eoma68
_______________________________________________
libre-riscv-dev mailing list
libre-riscv-dev@lists.libre-riscv.org
http://lists.libre-riscv.org/mailman/listinfo/libre-riscv-dev
^ permalink raw reply [flat|nested] only message in thread
only message in thread, back to index
Thread overview: (only message) (download: mbox.gz / follow: Atom feed)
-- links below jump to the message on this page --
2020-08-01 17:58 [libre-riscv-dev] daily kan-ban update 01aug2020 Luke Kenneth Casson Leighton
Libre RISC-V Mailing list Archives (accessible via public-inbox)
Archives are clonable: git clone --mirror https://inbox.libre-soc.org/libre-riscv-dev
Example config snippet for mirrors
AGPL code for this site: git clone https://public-inbox.org/public-inbox.git