Re: [libre-riscv-dev] how do we test external interrupts?

[Luke Kenneth Casson Leighton <lkcl@lkcl.net>]

On Tue, Jul 28, 2020 at 3:55 PM Samuel Falvo II <sam.falvo@gmail.com> wrote:
>
> I might be stating the obvious; but, according to
> https://www.kernel.org/doc/html/latest/virt/kvm/devices/xive.html, it
> looks like XICS is a POWER7- / POWER8-related specification.
> Wikipedia indicates POWER7 was released around 2010-ish.  Maybe
> finding specs dated about that time would be a good place to look?  (I
> tried but wasn't successful.)

yeah i've reviewed v2.07B which was POWER8 and there's nothing in
that, either.  according to this:
https://github.com/qemu/qemu/blob/master/hw/intc/xics.c

the *actual* name is "Logical Partition" (LPAR) although where on
earth the relationship is with XICS, is completely unclear, and
reading the Chapter on LPAR Control (p927 v3.0B) gives nothing
obvious.  searching for keywords "CPPR", "MFFR" also give nothing.

if we are deploying reverse-engineering and pattern-matching, this
looks very similar to microwatt xics.vhdl:
https://github.com/qemu/qemu/blob/master/hw/intc/xics_pnv.c

at least the memory set/get looks familiar, where qemu xics.c looks
more like it is more qemu-internals / qemu-plumbing

l.

_______________________________________________
libre-riscv-dev mailing list
libre-riscv-dev@lists.libre-riscv.org
http://lists.libre-riscv.org/mailman/listinfo/libre-riscv-dev