* [libre-riscv-dev] daily kan-ban update 31jul2020
@ 2020-07-31 13:53 Luke Kenneth Casson Leighton
2020-07-31 17:41 ` Luke Kenneth Casson Leighton
0 siblings, 1 reply; 2+ messages in thread
From: Luke Kenneth Casson Leighton @ 2020-07-31 13:53 UTC (permalink / raw)
To: Libre-RISCV General Development
tasks:
*
https://bugs.libre-soc.org/showdependencytree.cgi?id=383&maxdepth=1&hide_resolved=1
yesterday:
* tracked down XICS unit test bug
* investigated litex libresoc simulation kindly provided by florent
* helped jean-paul with direction on "floorplan" version of layout.
* attended hilarious and informative OpenPOWER Virtual Coffee
*
today:
* added ref to powerpc-notebook article
* updated https://libre-soc.org/3d_gpu/ "progress" section
* looked again with puzzlement at the litex simulation.
rest of day:
not sure. the litex simulation is "acting up", not outputting serial
console data (for microwatt or libresoc), is stopping early and not quite
matching.
microwatt has branch prediction and a L1 cache so examining the wishbone
reads/writes does not give an accurate picture of what it is actually doing.
i would _like_ to do a cycle accurate comparison of log output and find the
discrepancies however this is really not that easy.
this is going to need some thought.
l.
--
---
crowd-funded eco-conscious hardware: https://www.crowdsupply.com/eoma68
_______________________________________________
libre-riscv-dev mailing list
libre-riscv-dev@lists.libre-riscv.org
http://lists.libre-riscv.org/mailman/listinfo/libre-riscv-dev
^ permalink raw reply [flat|nested] 2+ messages in thread
* Re: [libre-riscv-dev] daily kan-ban update 31jul2020
2020-07-31 13:53 [libre-riscv-dev] daily kan-ban update 31jul2020 Luke Kenneth Casson Leighton
@ 2020-07-31 17:41 ` Luke Kenneth Casson Leighton
0 siblings, 0 replies; 2+ messages in thread
From: Luke Kenneth Casson Leighton @ 2020-07-31 17:41 UTC (permalink / raw)
To: Libre-RISCV General Development
On Friday, July 31, 2020, Luke Kenneth Casson Leighton <lkcl@lkcl.net>
wrote:
not sure. the litex simulation is "acting up", not outputting serial
> console data (for microwatt or libresoc), is stopping early and not quite
> matching.
>
ok i have some clues from this. memory LD / STs were at the wrong
addresses. this led me to investigate the immediate offsets, which turned
out to be unsigned only.
immediates are calculated in power_decoder which was one the first things
written. it is amazing that it has gone unnoticed for so long.
basically we had nowhere near good enough unit test coverage for LD / ST
otherwise this would have been caught far sooner.
l.
--
---
crowd-funded eco-conscious hardware: https://www.crowdsupply.com/eoma68
_______________________________________________
libre-riscv-dev mailing list
libre-riscv-dev@lists.libre-riscv.org
http://lists.libre-riscv.org/mailman/listinfo/libre-riscv-dev
^ permalink raw reply [flat|nested] 2+ messages in thread
end of thread, back to index
Thread overview: 2+ messages (download: mbox.gz / follow: Atom feed)
-- links below jump to the message on this page --
2020-07-31 13:53 [libre-riscv-dev] daily kan-ban update 31jul2020 Luke Kenneth Casson Leighton
2020-07-31 17:41 ` Luke Kenneth Casson Leighton
Libre RISC-V Mailing list Archives (accessible via public-inbox)
Archives are clonable: git clone --mirror https://inbox.libre-soc.org/libre-riscv-dev
Example config snippet for mirrors
AGPL code for this site: git clone https://public-inbox.org/public-inbox.git