[libre-riscv-dev] daily kan-ban update 11may2020

[libre-riscv-dev] daily kan-ban update 11may2020

[Luke Kenneth Casson Leighton]

btw i forgot to mention: here's what kan-ban is supposed to be :)
https://en.wikipedia.org/wiki/Kanban_(development)

we forgot the board, however one important aspect is that the
"updates" are very brief, and they start with "what you did yesterday"
and continue with "what you plan to do today".  here's a (stunningly
simple) bugzilla kan-ban "view" https://github.com/leif81/bzkanban

anyway.

yesterday i recovered my laptop after my daughter played Minecraft on
it for several hours and the intel dri DMA driver got a null-pointer
de-reference.  i lost 150 editor sessions across 5 group-contexted
virtual screens. sigh.  i also continued background-helping michael
with the ALU, and asked Jacob if he'd like to perhaps do a DIV and/or
MUL Function Unit (CMP, BR and TRAP also need doing).  also i did a
preliminary review of the MarketNext article with their team (at the
moment it's 1500+ words when it should be 600-800)

today i brain-dead-converted rotator.vhdl to nmigen, as it covers - in
an elegant way - the full range of rotate functions from POWER9.  i am
still thinking about how to fit the new 3-in 2-out LDSTCompUnit into
the scoreboard.

l.

_______________________________________________
libre-riscv-dev mailing list
libre-riscv-dev@lists.libre-riscv.org
http://lists.libre-riscv.org/mailman/listinfo/libre-riscv-dev

Re: [libre-riscv-dev] daily kan-ban update 11may2020

[Michael Nolan]

On 5/11/20 8:26 AM, Luke Kenneth Casson Leighton wrote:
> btw i forgot to mention: here's what kan-ban is supposed to be :)
> https://en.wikipedia.org/wiki/Kanban_(development)
Well that explains some things. When I googled it I came up with the 
manufacturing version and was rather confused what that had to do with us.

Yesterday (and saturday) I worked on the integer ALU adding support for 
shifts and rotates. Today I'd like to improve the ALU testbench some, so 
instead of blindly reading and writing registers based on hardcoded 
numbers it actually looks at the ones used by the instruction. 
(Basically, have it simulate the register file). I'd also like to add in 
support for carry, overflow, and condition registers.

--Michael



_______________________________________________
libre-riscv-dev mailing list
libre-riscv-dev@lists.libre-riscv.org
http://lists.libre-riscv.org/mailman/listinfo/libre-riscv-dev

Re: [libre-riscv-dev] daily kan-ban update 11may2020

[Luke Kenneth Casson Leighton]

On Mon, May 11, 2020 at 2:32 PM Michael Nolan <mtnolan2640@gmail.com> wrote:

> On 5/11/20 8:26 AM, Luke Kenneth Casson Leighton wrote:
> > btw i forgot to mention: here's what kan-ban is supposed to be :)
> > https://en.wikipedia.org/wiki/Kanban_(development)
> Well that explains some things. When I googled it I came up with the
> manufacturing version and was rather confused what that had to do with us.

i worked for a company that introduced the S/W Engineering version, it
went quite well: made progress (or lack of) quite obvious, and that
really helped to guide decisions.

> Yesterday (and saturday) I worked on the integer ALU adding support for
> shifts and rotates. Today I'd like to improve the ALU testbench some, so

i saw the massive speed-up.  instead of a couple of minutes it's now a
few seconds.

> instead of blindly reading and writing registers based on hardcoded
> numbers it actually looks at the ones used by the instruction.
> (Basically, have it simulate the register file). I'd also like to add in
> support for carry, overflow, and condition registers.

saw the addition of the SPRs go by.

looks good, michael.

l.
> --Michael
>
>
>
> _______________________________________________
> libre-riscv-dev mailing list
> libre-riscv-dev@lists.libre-riscv.org
> http://lists.libre-riscv.org/mailman/listinfo/libre-riscv-dev

_______________________________________________
libre-riscv-dev mailing list
libre-riscv-dev@lists.libre-riscv.org
http://lists.libre-riscv.org/mailman/listinfo/libre-riscv-dev