* [libre-riscv-dev] LLHD: Rust is used to drive research in Hardware Design Languages @ 2020-04-14 23:01 Jacob Lifshay 2020-04-14 23:21 ` Luke Kenneth Casson Leighton 0 siblings, 1 reply; 4+ messages in thread From: Jacob Lifshay @ 2020-04-14 23:01 UTC (permalink / raw) To: Libre-RISCV General Development Found this very interesting paper on LLHD, a new IR for HDLs, in this week's This Week in Rust: https://arxiv.org/pdf/2004.03494 The website is: http://llhd.io/ Jacob _______________________________________________ libre-riscv-dev mailing list libre-riscv-dev@lists.libre-riscv.org http://lists.libre-riscv.org/mailman/listinfo/libre-riscv-dev ^ permalink raw reply [flat|nested] 4+ messages in thread
* Re: [libre-riscv-dev] LLHD: Rust is used to drive research in Hardware Design Languages 2020-04-14 23:01 [libre-riscv-dev] LLHD: Rust is used to drive research in Hardware Design Languages Jacob Lifshay @ 2020-04-14 23:21 ` Luke Kenneth Casson Leighton 2020-04-14 23:43 ` Jacob Lifshay 0 siblings, 1 reply; 4+ messages in thread From: Luke Kenneth Casson Leighton @ 2020-04-14 23:21 UTC (permalink / raw) To: Libre-RISCV General Development On Wednesday, April 15, 2020, Jacob Lifshay <programmerjake@gmail.com> wrote: > Found this very interesting paper on LLHD, a new IR for HDLs, in this > week's This Week in Rust: > > https://arxiv.org/pdf/2004.03494 > > The website is: > http://llhd.io/ aw not another one! and did they add it to yosys? if not it is unfortunately just a toy. yosys is the defacto standard gateway to FPGAs and ASIC synthesis l. -- --- crowd-funded eco-conscious hardware: https://www.crowdsupply.com/eoma68 _______________________________________________ libre-riscv-dev mailing list libre-riscv-dev@lists.libre-riscv.org http://lists.libre-riscv.org/mailman/listinfo/libre-riscv-dev ^ permalink raw reply [flat|nested] 4+ messages in thread
* Re: [libre-riscv-dev] LLHD: Rust is used to drive research in Hardware Design Languages 2020-04-14 23:21 ` Luke Kenneth Casson Leighton @ 2020-04-14 23:43 ` Jacob Lifshay 2020-04-14 23:49 ` Luke Kenneth Casson Leighton 0 siblings, 1 reply; 4+ messages in thread From: Jacob Lifshay @ 2020-04-14 23:43 UTC (permalink / raw) To: Libre-RISCV General Development On Tue, Apr 14, 2020, 16:21 Luke Kenneth Casson Leighton <lkcl@lkcl.net> wrote: > On Wednesday, April 15, 2020, Jacob Lifshay <programmerjake@gmail.com> > wrote: > > > Found this very interesting paper on LLHD, a new IR for HDLs, in this > > week's This Week in Rust: > > > > https://arxiv.org/pdf/2004.03494 > > > > The website is: > > http://llhd.io/ > > > aw not another one! and did they add it to yosys? if not it is > unfortunately just a toy. yosys is the defacto standard gateway to FPGAs > and ASIC synthesis Created an issue for adding RTLIL support: https://github.com/fabianschuiki/llhd/issues/116 Jacob _______________________________________________ libre-riscv-dev mailing list libre-riscv-dev@lists.libre-riscv.org http://lists.libre-riscv.org/mailman/listinfo/libre-riscv-dev ^ permalink raw reply [flat|nested] 4+ messages in thread
* Re: [libre-riscv-dev] LLHD: Rust is used to drive research in Hardware Design Languages 2020-04-14 23:43 ` Jacob Lifshay @ 2020-04-14 23:49 ` Luke Kenneth Casson Leighton 0 siblings, 0 replies; 4+ messages in thread From: Luke Kenneth Casson Leighton @ 2020-04-14 23:49 UTC (permalink / raw) To: Libre-RISCV General Development On Wednesday, April 15, 2020, Jacob Lifshay <programmerjake@gmail.com> wrote: > > > Created an issue for adding RTLIL support: > https://github.com/fabianschuiki/llhd/issues/116 nice. > > -- --- crowd-funded eco-conscious hardware: https://www.crowdsupply.com/eoma68 _______________________________________________ libre-riscv-dev mailing list libre-riscv-dev@lists.libre-riscv.org http://lists.libre-riscv.org/mailman/listinfo/libre-riscv-dev ^ permalink raw reply [flat|nested] 4+ messages in thread
end of thread, back to index Thread overview: 4+ messages (download: mbox.gz / follow: Atom feed) -- links below jump to the message on this page -- 2020-04-14 23:01 [libre-riscv-dev] LLHD: Rust is used to drive research in Hardware Design Languages Jacob Lifshay 2020-04-14 23:21 ` Luke Kenneth Casson Leighton 2020-04-14 23:43 ` Jacob Lifshay 2020-04-14 23:49 ` Luke Kenneth Casson Leighton
Libre RISC-V Mailing list Archives (accessible via public-inbox) Archives are clonable: git clone --mirror https://inbox.libre-soc.org/libre-riscv-dev Example config snippet for mirrors AGPL code for this site: git clone https://public-inbox.org/public-inbox.git