[libre-riscv-dev] Following the PowerISA

[libre-riscv-dev] Following the PowerISA

[Immanuel, Yehowshua U]

On the website, we have:

> The Libre RISC-V Project is building a hybrid CPU/GPU SoC. As the name of the project implies, 
> we will be following the RISC-V ISA due to it being open-source and also because of the huge 
> software and hardware ecosystem building around it. 

Since we are now doing userspace RISCV+POWER and system-wide POWER, I imagine this section should be updated?
_______________________________________________
libre-riscv-dev mailing list
libre-riscv-dev@lists.libre-riscv.org
http://lists.libre-riscv.org/mailman/listinfo/libre-riscv-dev

Re: [libre-riscv-dev] Following the PowerISA

[Immanuel, Yehowshua U]

Also on the website we have: https://libre-riscv.org/resources/#index9h1


TODO get in touch: Other RISC-V GPU attempts
• https://fossi-foundation.org/2019/09/03/gsoc-64b-pointers-in-rv32

• http://bjump.org/manycore/

• https://resharma.github.io/RISCV32-GPU/


Did we ever contact them? Should I do that?

Yehowshua
_______________________________________________
libre-riscv-dev mailing list
libre-riscv-dev@lists.libre-riscv.org
http://lists.libre-riscv.org/mailman/listinfo/libre-riscv-dev

Re: [libre-riscv-dev] Following the PowerISA

[Immanuel, Yehowshua U]

As you can probably tell, I’m going through the resources page and organizing it.

I found a broken link:

https://github.com/riscv/riscv-sbi-doc/blob/master/riscv-sbi.md

I’m assuming it refers to this?

https://github.com/riscv/riscv-sbi-doc/blob/master/riscv-sbi.adoc

If so, I’ll just replace it with a GitHub commit-based link - more permanent.

Yehowshua


_______________________________________________
libre-riscv-dev mailing list
libre-riscv-dev@lists.libre-riscv.org
http://lists.libre-riscv.org/mailman/listinfo/libre-riscv-dev

Re: [libre-riscv-dev] Following the PowerISA

[Immanuel, Yehowshua U]

https://libre-riscv.org/resources/

I’ve finished going through all the links on the resources page and performed a massive re-organization(basically moved links around into neat sections), and added a couple sections based on my research into the user demographic of POWER systems.

Request for comments…

Yehowshua
_______________________________________________
libre-riscv-dev mailing list
libre-riscv-dev@lists.libre-riscv.org
http://lists.libre-riscv.org/mailman/listinfo/libre-riscv-dev

Re: [libre-riscv-dev] Following the PowerISA

[Jacob Lifshay]

On Sun, Apr 5, 2020, 23:29 Immanuel, Yehowshua U <yimmanuel3@gatech.edu>
wrote:

> https://libre-riscv.org/resources/
>
> I’ve finished going through all the links on the resources page and
> performed a massive re-organization(basically moved links around into neat
> sections), and added a couple sections based on my research into the user
> demographic of POWER systems.
>
> Request for comments…
>

Generally looks good to me!

I have published simple-soft-float, so have updated the IEEE754 section
with links. Also updated to state that both simple-soft-float and Berkeley
softfloat are libraries for emulating IEEE754 in software, only Berkeley
testfloat is software for testing FP implementations.

https://libre-riscv.org/resources/#ieee754testingemulation

Jacob
_______________________________________________
libre-riscv-dev mailing list
libre-riscv-dev@lists.libre-riscv.org
http://lists.libre-riscv.org/mailman/listinfo/libre-riscv-dev

Re: [libre-riscv-dev] Following the PowerISA

[Luke Kenneth Casson Leighton]

On Mon, Apr 6, 2020 at 3:46 AM Immanuel, Yehowshua U
<yimmanuel3@gatech.edu> wrote:
>
> On the website, we have:
>
> > The Libre RISC-V Project is building a hybrid CPU/GPU SoC. As the name of the project implies,
> > we will be following the RISC-V ISA due to it being open-source and also because of the huge
> > software and hardware ecosystem building around it.
>
> Since we are now doing userspace RISCV+POWER and system-wide POWER, I imagine this section should be updated?

https://git.libre-riscv.org/?p=crowdsupply.git;a=commitdiff;h=69576cbd0ca58e98ebbf525d827b377fe7ad04fc

_______________________________________________
libre-riscv-dev mailing list
libre-riscv-dev@lists.libre-riscv.org
http://lists.libre-riscv.org/mailman/listinfo/libre-riscv-dev

Re: [libre-riscv-dev] Following the PowerISA

[Luke Kenneth Casson Leighton]

On Mon, Apr 6, 2020 at 3:54 AM Immanuel, Yehowshua U
<yimmanuel3@gatech.edu> wrote:
>
> Also on the website we have: https://libre-riscv.org/resources/#index9h1
>
>
> TODO get in touch: Other RISC-V GPU attempts
> • https://fossi-foundation.org/2019/09/03/gsoc-64b-pointers-in-rv32

the fossi foundation is run in... "Abusive Contributor Covenant
Conduct Mode" and they have unfortunately... abused that unethical
"Code".  therefore, sadly, the less we have to do with them, the
better.

> • http://bjump.org/manycore/
>
> • https://resharma.github.io/RISCV32-GPU/


> Did we ever contact them?

no.

> Should I do that?

i left the links there mostly to let people know that they exist, so
that there is a comparison.  i did however reach out to the opencores
non-shader-engine team.

this should probably be added as well
https://opencores.org/projects/wf3d
https://opencores.org/projects/opengfx430

oh.  must record this one somewhere
https://opencores.org/projects/video_systems

where the heck is it...

oo!
https://opencores.org/projects/gpu

hm, sorry, can't find it at the moment.  it was a non-shader design.

l.

_______________________________________________
libre-riscv-dev mailing list
libre-riscv-dev@lists.libre-riscv.org
http://lists.libre-riscv.org/mailman/listinfo/libre-riscv-dev