From: Lauri Kasanen <cand@gmx.com>
To: libre-riscv-dev@lists.libre-riscv.org
Subject: Re: [libre-riscv-dev] PowerISA 3.1 (Power10) spec released
Date: Tue, 12 May 2020 11:23:14 +0300
Message-ID: <20200512112314.1e2bb6d08199e725106fe98a@gmx.com> (raw)
In-Reply-To: <CAPweEDw4siZsTwHd136CB8xZuiNeoA1X80fgdAv9NVj1N-nB=w@mail.gmail.com>
On Tue, 12 May 2020 08:50:09 +0100
Luke Kenneth Casson Leighton <lkcl@lkcl.net> wrote:
> On Tue, May 12, 2020 at 7:00 AM Lauri Kasanen <cand@gmx.com> wrote:
>
> > level. However the Linux level requires SIMD.
>
> this is more serious. the implementation burden of POWER SIMD
> compliance is absolutely massive. a quick count from figure 91 i
> estimate 600 instructions dedicated to INT and FP SIMD.
>
> the scalar instruction set is much more manageable: there's 378
> opcodes from microwatt CSV files, then there's 20 FP LD/ST, and
> estimated 70 or so FP arithmetic and 8 or so status registers.
It's just a name though, even the doc says you can run Linux on the
lower levels. It's fine for libresoc to be at the int+fp level, and
include optional features from above that are useful. I just wanted to
point out the BE/LE requirement as it surprised me at least.
BE for instructions is not full BE, as data changes too.
- Lauri
_______________________________________________
libre-riscv-dev mailing list
libre-riscv-dev@lists.libre-riscv.org
http://lists.libre-riscv.org/mailman/listinfo/libre-riscv-dev
next prev parent reply index
Thread overview: 20+ messages / expand[flat|nested] mbox.gz Atom feed top
2020-05-11 17:34 Lauri Kasanen
2020-05-11 18:25 ` Luke Kenneth Casson Leighton
2020-05-11 18:28 ` Luke Kenneth Casson Leighton
2020-05-11 18:31 ` Yehowshua
2020-05-11 18:37 ` Luke Kenneth Casson Leighton
2020-05-12 6:01 ` Lauri Kasanen
2020-05-12 6:27 ` Jacob Lifshay
2020-05-12 6:44 ` Lauri Kasanen
2020-05-12 7:06 ` Jacob Lifshay
2020-05-12 7:56 ` Luke Kenneth Casson Leighton
2020-05-12 13:55 ` Hendrik Boom
2020-05-12 14:46 ` Luke Kenneth Casson Leighton
2020-05-12 15:11 ` Hendrik Boom
2020-05-12 15:56 ` Luke Kenneth Casson Leighton
2020-05-12 7:36 ` Luke Kenneth Casson Leighton
2020-05-12 7:50 ` Luke Kenneth Casson Leighton
2020-05-12 8:23 ` Lauri Kasanen [this message]
2020-05-12 8:33 ` Luke Kenneth Casson Leighton
2020-05-12 8:50 ` Lauri Kasanen
2020-05-12 9:09 ` Luke Kenneth Casson Leighton
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20200512112314.1e2bb6d08199e725106fe98a@gmx.com \
--to=cand@gmx.com \
--cc=libre-riscv-dev@lists.libre-riscv.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Libre RISC-V Mailing list Archives (accessible via public-inbox)
Archives are clonable: git clone --mirror https://inbox.libre-soc.org/libre-riscv-dev
Example config snippet for mirrors
AGPL code for this site: git clone https://public-inbox.org/public-inbox.git