From: Jacob Lifshay <programmerjake@gmail.com>
To: Libre-RISCV General Development <libre-riscv-dev@lists.libre-riscv.org>
Subject: Re: [libre-riscv-dev] PowerISA 3.1 (Power10) spec released
Date: Tue, 12 May 2020 00:06:44 -0700
Message-ID: <CAC2bXD6KG8=aoJNoZvzZrBz=t+GZyct9JqQ0J=DjSgv7+TYNgQ@mail.gmail.com> (raw)
In-Reply-To: <20200512094413.fba058b3ca1d04be1bae3aa8@gmx.com>
On Mon, May 11, 2020, 23:43 Lauri Kasanen <cand@gmx.com> wrote:
> On Mon, 11 May 2020 23:27:38 -0700
> Jacob Lifshay <programmerjake@gmail.com> wrote:
>
> > On Mon, May 11, 2020, 23:01 Lauri Kasanen <cand@gmx.com> wrote:
> >
> > > Hi,
> > >
> > > The thing that stood out to me in the levels was BE/LE. An int or float
> > > compatible Power processor must support BE, LE is optional at those
> > > levels. A Linux level processor must support LE, BE is optional at that
> > > level. However the Linux level requires SIMD.
> > >
> > > So this means that our int+float processor must support BE.
> >
> > not necessarily, it defines 4 compatibility levels, notice that all
> > features included in higher levels are not forbidden in lower levels, so
> we
> > could claim to be 100% compatible with the lowest level
>
> No, we couldn't. The lowest level, int only, has the same BE
> requirement.
>
Ok, sounds like we definitely need to talk to OpenPower about this.
Jacob
_______________________________________________
libre-riscv-dev mailing list
libre-riscv-dev@lists.libre-riscv.org
http://lists.libre-riscv.org/mailman/listinfo/libre-riscv-dev
next prev parent reply index
Thread overview: 20+ messages / expand[flat|nested] mbox.gz Atom feed top
2020-05-11 17:34 Lauri Kasanen
2020-05-11 18:25 ` Luke Kenneth Casson Leighton
2020-05-11 18:28 ` Luke Kenneth Casson Leighton
2020-05-11 18:31 ` Yehowshua
2020-05-11 18:37 ` Luke Kenneth Casson Leighton
2020-05-12 6:01 ` Lauri Kasanen
2020-05-12 6:27 ` Jacob Lifshay
2020-05-12 6:44 ` Lauri Kasanen
2020-05-12 7:06 ` Jacob Lifshay [this message]
2020-05-12 7:56 ` Luke Kenneth Casson Leighton
2020-05-12 13:55 ` Hendrik Boom
2020-05-12 14:46 ` Luke Kenneth Casson Leighton
2020-05-12 15:11 ` Hendrik Boom
2020-05-12 15:56 ` Luke Kenneth Casson Leighton
2020-05-12 7:36 ` Luke Kenneth Casson Leighton
2020-05-12 7:50 ` Luke Kenneth Casson Leighton
2020-05-12 8:23 ` Lauri Kasanen
2020-05-12 8:33 ` Luke Kenneth Casson Leighton
2020-05-12 8:50 ` Lauri Kasanen
2020-05-12 9:09 ` Luke Kenneth Casson Leighton
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to='CAC2bXD6KG8=aoJNoZvzZrBz=t+GZyct9JqQ0J=DjSgv7+TYNgQ@mail.gmail.com' \
--to=programmerjake@gmail.com \
--cc=libre-riscv-dev@lists.libre-riscv.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Libre RISC-V Mailing list Archives (accessible via public-inbox)
Archives are clonable: git clone --mirror https://inbox.libre-soc.org/libre-riscv-dev
Example config snippet for mirrors
AGPL code for this site: git clone https://public-inbox.org/public-inbox.git