From: Michael Nolan <mtnolan2640@gmail.com>
To: libre-riscv-dev@lists.libre-riscv.org
Subject: Re: [libre-riscv-dev] Understanding the LibreSOC core
Date: Mon, 8 Jun 2020 16:11:01 -0400
Message-ID: <24d818ee-0882-e21f-4d8b-e33c85ee338c@gmail.com> (raw)
In-Reply-To: <CAPweEDzO-kQpz=gDHSFJpqy-gcnfikiVKymgAZ=QnoL5rguc3Q@mail.gmail.com>
On 6/8/20 2:55 PM, Luke Kenneth Casson Leighton wrote:
>
> ok so i ran the following yosys commands:
>
> $ python soc/simple/core.py
> $ yosys
> read_ilang non_production_core.py
> proc
> opt
> flatten
> synth
>
> and it produced this:
>
> === top ===
>
> Number of wires: 40844
> Number of wire bits: 93864
> Number of public wires: 5816
> Number of public wire bits: 58836
> Number of memories: 0
> Number of memory bits: 0
> Number of processes: 0
> Number of cells: 42932
> $_ANDNOT_ 11780
> $_AND_ 399
> $_DFF_P_ 3542
> $_MUX_ 11446
> $_NAND_ 3272
> $_NOR_ 567
> $_NOT_ 2751
> $_ORNOT_ 419
> $_OR_ 8622
> $_XNOR_ 35
> $_XOR_ 99
It should fit. Running synth_ecp5 instead of the generic asic synth
above gives me this:
3.52. Printing statistics.
=== top ===
Number of wires: 24216
Number of wire bits: 72752
Number of public wires: 24216
Number of public wire bits: 72752
Number of memories: 0
Number of memory bits: 0
Number of processes: 0
Number of cells: 22710
CCU2C 72
L6MUX21 1203
LUT4 14962
PFUMX 3454
TRELLIS_FF 3019
--Michael
_______________________________________________
libre-riscv-dev mailing list
libre-riscv-dev@lists.libre-riscv.org
http://lists.libre-riscv.org/mailman/listinfo/libre-riscv-dev
next prev parent reply index
Thread overview: 18+ messages / expand[flat|nested] mbox.gz Atom feed top
2020-06-08 18:03 Sanjay Menon
2020-06-08 18:24 ` Luke Kenneth Casson Leighton
2020-06-08 18:46 ` Yehowshua
2020-06-08 18:55 ` Luke Kenneth Casson Leighton
2020-06-08 18:58 ` Yehowshua
2020-06-08 19:01 ` Sanjay Menon
2020-06-08 19:09 ` Yehowshua
2020-06-08 19:14 ` Yehowshua
2020-06-08 20:38 ` Luke Kenneth Casson Leighton
2020-06-08 20:46 ` Luke Kenneth Casson Leighton
2020-06-08 21:19 ` Michael Nolan
2020-06-08 22:17 ` Luke Kenneth Casson Leighton
2020-06-08 22:18 ` Luke Kenneth Casson Leighton
2020-06-08 20:11 ` Michael Nolan [this message]
2020-06-08 20:12 ` Yehowshua
2020-06-08 20:31 ` Luke Kenneth Casson Leighton
2020-06-08 19:02 ` Luke Kenneth Casson Leighton
2020-06-08 19:05 ` Yehowshua
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=24d818ee-0882-e21f-4d8b-e33c85ee338c@gmail.com \
--to=mtnolan2640@gmail.com \
--cc=libre-riscv-dev@lists.libre-riscv.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Libre RISC-V Mailing list Archives (accessible via public-inbox)
Archives are clonable: git clone --mirror https://inbox.libre-soc.org/libre-riscv-dev
Example config snippet for mirrors
AGPL code for this site: git clone https://public-inbox.org/public-inbox.git