[libre-riscv-dev] Understanding the LibreSOC core

[Sanjay Menon <sanjayamenon.mec@gmail.com>]

Hi,

Currently making a little progress on the nMigen tool.

Got to see some interesting things been discussed on the Alexa IOT pitch
for LibreSOC.

I have a few questions for you guys

1.Where do I start if I where to check into the LibreSoC source code?

2. Is this SoC in any way similar to the Xilinx ZYNQ architecture?.
Where the ARM embedded processor would be replaced by PowerPC and the
reconfigurable logic is converted to a GPU like entity, together forming a
heterogeneous SoC.

3. Do you plan to run the SoC on an FPGA for prototyping and testing
purposes?, or are you using some other methodologies?

Thanks and regards,
Sanjay
_______________________________________________
libre-riscv-dev mailing list
libre-riscv-dev@lists.libre-riscv.org
http://lists.libre-riscv.org/mailman/listinfo/libre-riscv-dev