Re: [libre-riscv-dev] Understanding the LibreSOC core

[Luke Kenneth Casson Leighton <lkcl@lkcl.net>]

On Mon, Jun 8, 2020 at 10:19 PM Michael Nolan <mtnolan2640@gmail.com> wrote:
>
> On 6/8/20 4:38 PM, Luke Kenneth Casson Leighton wrote:
> > there's a BIOS??  oink :)
> >
> > if there's a BIOS, it means that at least some instructions can be
> > loaded (into something - probably an on-board SRAM) and executed, and
> > that at least means we can test _something_ before getting to that
> > stage.
> >
> > (meaning: the instructions to initialise DDR3 have to execute _from_
> > somewhere, they can't be executed from thin air)
> >
> > btw we were planning to put in a "Board Support Package" NLNet Grant Request.
> >
> We were going to need to do something like this anyway though, the
> actual SOC will need some low level boot code in rom right?

the original bugreport is basically for the hardware only
https://bugs.libre-soc.org/show_bug.cgi?id=22

as that milestone has been set and approved, if anyone does write any
low-level boot code, it can't come from that budget.  this is just how
it works.

> For initial
> testing the 45f has 216kiB of bram, which is plenty for running test
> code and whatnot

oh good.

> (granted, we will need some of that ram for other
> purposes).

L1 caches.  regfiles.

_______________________________________________
libre-riscv-dev mailing list
libre-riscv-dev@lists.libre-riscv.org
http://lists.libre-riscv.org/mailman/listinfo/libre-riscv-dev