Libre RISC-V Mailing list Archives (accessible via public-inbox)
 help / color / Atom feed
From: Yehowshua <yimmanuel3@gatech.edu>
To: Libre-RISCV General Development <libre-riscv-dev@lists.libre-riscv.org>
Subject: Re: [libre-riscv-dev] Minerva L1 Cache
Date: Mon, 15 Jun 2020 12:57:22 -0400
Message-ID: <12E57818-486C-41E0-81CD-8A5A6CDD0709@gatech.edu> (raw)
In-Reply-To: <CAPweEDwEQdkfJ+OiN4KTEr3SD8FhVQE0T0Z+1vJek_pi0W_etg@mail.gmail.com>


> maybe.  we will have to evaluate it.  as i explained in the crossover
> message there are other higher priority design requirements that are unique
> and specially required for the design.

I watched the video and read through the pages.
I understood high level what is going on - the details are 
not entirely clear to me at this stage.

At some point, I can imagine that you’ll want to connect
up the memory systems. How much labor do you think 
is needed for this? Assuming I’m free starting at the end of July,
It would probably take me a couple weeks to catch up to speed
on the intricacies of the scoreboard.

Yehowshua
_______________________________________________
libre-riscv-dev mailing list
libre-riscv-dev@lists.libre-riscv.org
http://lists.libre-riscv.org/mailman/listinfo/libre-riscv-dev

  parent reply index

Thread overview: 24+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2020-06-15  2:41 Yehowshua
2020-06-15  3:02 ` Yehowshua
2020-06-15  4:32   ` Luke Kenneth Casson Leighton
2020-06-15 16:46     ` Yehowshua
2020-06-15 19:32       ` Luke Kenneth Casson Leighton
2020-06-15 19:54         ` Yehowshua
2020-06-15 20:10           ` Luke Kenneth Casson Leighton
2020-06-15 20:23             ` Yehowshua
2020-06-15 20:24               ` Yehowshua
2020-06-15 20:30               ` Yehowshua
2020-06-15 20:53                 ` Luke Kenneth Casson Leighton
2020-06-15 21:08                   ` Yehowshua
2020-06-15 21:54                     ` Luke Kenneth Casson Leighton
2020-06-16  1:39                       ` Cole Poirier
2020-06-16  1:53                         ` Luke Kenneth Casson Leighton
2020-06-16  1:58                           ` Cole Poirier
2020-06-15 22:19               ` Yehowshua
2020-06-16  0:03                 ` Luke Kenneth Casson Leighton
2020-06-15 16:57     ` Yehowshua [this message]
2020-06-15  3:09 ` Yehowshua
2020-06-15  4:30   ` Luke Kenneth Casson Leighton
2020-06-15  3:24 ` Yehowshua
2020-06-15  4:04 ` Luke Kenneth Casson Leighton
2020-06-16  0:20   ` [libre-riscv-dev] L1 cache and GPU workloads Jacob Lifshay

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=12E57818-486C-41E0-81CD-8A5A6CDD0709@gatech.edu \
    --to=yimmanuel3@gatech.edu \
    --cc=libre-riscv-dev@lists.libre-riscv.org \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link

Libre RISC-V Mailing list Archives (accessible via public-inbox)

Archives are clonable: git clone --mirror https://inbox.libre-soc.org/libre-riscv-dev

Example config snippet for mirrors


AGPL code for this site: git clone https://public-inbox.org/public-inbox.git